Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fc74d8e0 authored by Eric Anholt's avatar Eric Anholt Committed by Daniel Vetter
Browse files

drm/i915: Correct the bit number for the MI_FLUSH_ENABLE.



Older specs claimed this was bit 11, but newer specs and the actual
simulator code say it was bit 12.  Regardless, we don't use MI_FLUSH,
or try to enable it any more.

Signed-off-by: default avatarEric Anholt <eric@anholt.net>
Reviewed-by: default avatarKenneth Graunke <kenneth@whitecape.org>
Reviewed-by: default avatarBen Widawsky <ben@bwidawsk.net>
[danvet: Anyone trying to use this bit, please read all the relevant
discussions, it's epic.]
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 8d79c349
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -391,7 +391,7 @@

#define MI_MODE		0x0209c
# define VS_TIMER_DISPATCH				(1 << 6)
# define MI_FLUSH_ENABLE				(1 << 11)
# define MI_FLUSH_ENABLE				(1 << 12)

#define GFX_MODE	0x02520
#define GFX_MODE_GEN7	0x0229c