Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ef720532 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/gfx7: enable cp inst/reg error interrupts 



Enable CP register/instruction error interrupts. Useful
for debugging command stream problems.

Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 1d22a454

drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c

+19 −1
Original line number Diff line number Diff line
@@ -4738,6 +4738,22 @@ static int gfx_v7_0_early_init(void *handle) 
	return 0;

}



static int gfx_v7_0_late_init(void *handle)

{

	struct amdgpu_device *adev = (struct amdgpu_device *)handle;

	int r;



	r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0);

	if (r)

		return r;



	r = amdgpu_irq_get(adev, &adev->gfx.priv_inst_irq, 0);

	if (r)

		return r;



	return 0;

}



static int gfx_v7_0_sw_init(void *handle)

{

	struct amdgpu_ring *ring;
@@ -4890,6 +4906,8 @@ static int gfx_v7_0_hw_fini(void *handle) 
{

	struct amdgpu_device *adev = (struct amdgpu_device *)handle;



	amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0);

	amdgpu_irq_put(adev, &adev->gfx.priv_inst_irq, 0);

	gfx_v7_0_cp_enable(adev, false);

	gfx_v7_0_rlc_stop(adev);

	gfx_v7_0_fini_pg(adev);
@@ -5527,7 +5545,7 @@ static int gfx_v7_0_set_powergating_state(void *handle, 


const struct amd_ip_funcs gfx_v7_0_ip_funcs = {

	.early_init = gfx_v7_0_early_init,

	.late_init = NULL,

	.late_init = gfx_v7_0_late_init,

	.sw_init = gfx_v7_0_sw_init,

	.sw_fini = gfx_v7_0_sw_fini,

	.hw_init = gfx_v7_0_hw_init,