Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a79b8165 authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Don't use link_bw to select between TP1 and TP3 



intel_dp->link_bw is going away, so consul the port_clock instead when
choosing between TP1 and TP3.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarSivakumar Thulasimani <sivakumar.thulasimani@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 90a6b7b0

drivers/gpu/drm/i915/intel_dp.c

+2 −2
Original line number Diff line number Diff line
@@ -3734,8 +3734,8 @@ intel_dp_complete_link_train(struct intel_dp *intel_dp) 
	uint32_t DP = intel_dp->DP;

	uint32_t training_pattern = DP_TRAINING_PATTERN_2;



	/* Training Pattern 3 for HBR2 ot 1.2 devices that support it*/

	if (intel_dp->link_bw == DP_LINK_BW_5_4 || intel_dp->use_tps3)

	/* Training Pattern 3 for HBR2 or 1.2 devices that support it*/

	if (crtc->config->port_clock == 540000 || intel_dp->use_tps3)

		training_pattern = DP_TRAINING_PATTERN_3;



	/* channel equalization */