Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1773912b authored by Vasanthakumar Thiagarajan's avatar Vasanthakumar Thiagarajan Committed by John W. Linville
Browse files

ath9k: Add Bluetooth Coexistence 3-wire support 



This patch adds 3-wire bluetooth coex support for AR9285.
This support can be enabled through btcoex_enable modparam.

Signed-off-by: default avatarVasanthakumar Thiagarajan <vasanth@atheros.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent ff155a45

drivers/net/wireless/ath/ath9k/ath9k.h

+2 −0
Original line number Diff line number Diff line
@@ -523,6 +523,7 @@ struct ath_led { 
#define SC_OP_WAIT_FOR_TX_ACK   BIT(18)

#define SC_OP_BEACON_SYNC       BIT(19)

#define SC_OP_BTCOEX_ENABLED    BIT(20)

#define SC_OP_BT_PRIORITY_DETECTED BIT(21)



struct ath_bus_ops {

	void		(*read_cachesize)(struct ath_softc *sc, int *csz);
@@ -708,4 +709,5 @@ bool ath9k_all_wiphys_idle(struct ath_softc *sc); 
void ath9k_iowrite32(struct ath_hw *ah, u32 reg_offset, u32 val);

unsigned int ath9k_ioread32(struct ath_hw *ah, u32 reg_offset);



int ath_tx_get_qnum(struct ath_softc *sc, int qtype, int haltype);

#endif /* ATH9K_H */

drivers/net/wireless/ath/ath9k/btcoex.c

+274 −16
Original line number Diff line number Diff line
@@ -16,10 +16,180 @@ 


#include "ath9k.h"



void ath9k_hw_btcoex_init(struct ath_hw *ah)

static const struct ath_btcoex_config ath_bt_config = { 0, true, true,

			ATH_BT_COEX_MODE_SLOTTED, true, true, 2, 5, true };





/*

 * Detects if there is any priority bt traffic

 */

static void ath_detect_bt_priority(struct ath_softc *sc)

{

	struct ath_btcoex_info *btinfo = &sc->btcoex_info;



	if (ath9k_hw_gpio_get(sc->sc_ah, btinfo->btpriority_gpio))

		btinfo->bt_priority_cnt++;



	if (time_after(jiffies, btinfo->bt_priority_time +

			msecs_to_jiffies(ATH_BT_PRIORITY_TIME_THRESHOLD))) {

		if (btinfo->bt_priority_cnt >= ATH_BT_CNT_THRESHOLD) {

			DPRINTF(sc, ATH_DBG_BTCOEX,

				"BT priority traffic detected");

			sc->sc_flags |= SC_OP_BT_PRIORITY_DETECTED;

		} else {

			sc->sc_flags &= ~SC_OP_BT_PRIORITY_DETECTED;

		}



		btinfo->bt_priority_cnt = 0;

		btinfo->bt_priority_time = jiffies;

	}

}



/*

 * Configures appropriate weight based on stomp type.

 */

static void ath_btcoex_bt_stomp(struct ath_softc *sc,

				struct ath_btcoex_info *btinfo,

				int stomp_type)

{



	switch (stomp_type) {

	case ATH_BTCOEX_STOMP_ALL:

		ath_btcoex_set_weight(btinfo, AR_BT_COEX_WGHT,

				      AR_STOMP_ALL_WLAN_WGHT);

		break;

	case ATH_BTCOEX_STOMP_LOW:

		ath_btcoex_set_weight(btinfo, AR_BT_COEX_WGHT,

				      AR_STOMP_LOW_WLAN_WGHT);

		break;

	case ATH_BTCOEX_STOMP_NONE:

		ath_btcoex_set_weight(btinfo, AR_BT_COEX_WGHT,

				      AR_STOMP_NONE_WLAN_WGHT);

		break;

	default:

		DPRINTF(sc, ATH_DBG_BTCOEX, "Invalid Stomptype\n");

		break;

	}



	ath9k_hw_btcoex_enable(sc->sc_ah);

}



/*

 * This is the master bt coex timer which runs for every

 * 45ms, bt traffic will be given priority during 55% of this

 * period while wlan gets remaining 45%

 */



static void ath_btcoex_period_timer(unsigned long data)

{

	struct ath_softc *sc = (struct ath_softc *) data;

	struct ath_btcoex_info *btinfo = &sc->btcoex_info;

	unsigned long flags;



	ath_detect_bt_priority(sc);



	spin_lock_irqsave(&btinfo->btcoex_lock, flags);



	ath_btcoex_bt_stomp(sc, btinfo, btinfo->bt_stomp_type);



	spin_unlock_irqrestore(&btinfo->btcoex_lock, flags);



	if (btinfo->btcoex_period != btinfo->btcoex_no_stomp) {

		if (btinfo->hw_timer_enabled)

			ath_gen_timer_stop(sc->sc_ah, btinfo->no_stomp_timer);



		ath_gen_timer_start(sc->sc_ah,

			btinfo->no_stomp_timer,

			(ath9k_hw_gettsf32(sc->sc_ah) +

				btinfo->btcoex_no_stomp),

				btinfo->btcoex_no_stomp * 10);

		btinfo->hw_timer_enabled = true;

	}



	mod_timer(&btinfo->period_timer, jiffies +

				  msecs_to_jiffies(ATH_BTCOEX_DEF_BT_PERIOD));

}



/*

 * Generic tsf based hw timer which configures weight

 * registers to time slice between wlan and bt traffic

 */



static void ath_btcoex_no_stomp_timer(void *arg)

{

	struct ath_softc *sc = (struct ath_softc *)arg;

	struct ath_btcoex_info *btinfo = &sc->btcoex_info;

	unsigned long flags;



	DPRINTF(sc, ATH_DBG_BTCOEX, "no stomp timer running \n");



	spin_lock_irqsave(&btinfo->btcoex_lock, flags);



	if (btinfo->bt_stomp_type == ATH_BTCOEX_STOMP_LOW)

		ath_btcoex_bt_stomp(sc, btinfo, ATH_BTCOEX_STOMP_NONE);

	 else if (btinfo->bt_stomp_type == ATH_BTCOEX_STOMP_ALL)

		ath_btcoex_bt_stomp(sc, btinfo, ATH_BTCOEX_STOMP_LOW);



	spin_unlock_irqrestore(&btinfo->btcoex_lock, flags);

}



static int ath_init_btcoex_info(struct ath_hw *hw,

				struct ath_btcoex_info *btcoex_info)

{

	u32 i;

	int qnum;



	qnum = ath_tx_get_qnum(hw->ah_sc, ATH9K_TX_QUEUE_DATA, ATH9K_WME_AC_BE);



	btcoex_info->bt_coex_mode =

		(btcoex_info->bt_coex_mode & AR_BT_QCU_THRESH) |

		SM(ath_bt_config.bt_time_extend, AR_BT_TIME_EXTEND) |

		SM(ath_bt_config.bt_txstate_extend, AR_BT_TXSTATE_EXTEND) |

		SM(ath_bt_config.bt_txframe_extend, AR_BT_TX_FRAME_EXTEND) |

		SM(ath_bt_config.bt_mode, AR_BT_MODE) |

		SM(ath_bt_config.bt_quiet_collision, AR_BT_QUIET) |

		SM(ath_bt_config.bt_rxclear_polarity, AR_BT_RX_CLEAR_POLARITY) |

		SM(ath_bt_config.bt_priority_time, AR_BT_PRIORITY_TIME) |

		SM(ath_bt_config.bt_first_slot_time, AR_BT_FIRST_SLOT_TIME) |

		SM(qnum, AR_BT_QCU_THRESH);



	btcoex_info->bt_coex_mode2 =

		SM(ath_bt_config.bt_hold_rx_clear, AR_BT_HOLD_RX_CLEAR) |

		SM(ATH_BTCOEX_BMISS_THRESH, AR_BT_BCN_MISS_THRESH) |

		AR_BT_DISABLE_BT_ANT;



	btcoex_info->bt_stomp_type = ATH_BTCOEX_STOMP_LOW;



	btcoex_info->btcoex_period = ATH_BTCOEX_DEF_BT_PERIOD * 1000;



	btcoex_info->btcoex_no_stomp = (100 - ATH_BTCOEX_DEF_DUTY_CYCLE) *

		btcoex_info->btcoex_period / 100;



	for (i = 0; i < 32; i++)

		hw->hw_gen_timers.gen_timer_index[(debruijn32 << i) >> 27] = i;



	setup_timer(&btcoex_info->period_timer, ath_btcoex_period_timer,

			(unsigned long) hw->ah_sc);



	btcoex_info->no_stomp_timer = ath_gen_timer_alloc(hw,

			ath_btcoex_no_stomp_timer,

			ath_btcoex_no_stomp_timer,

			(void *)hw->ah_sc, AR_FIRST_NDP_TIMER);



	if (btcoex_info->no_stomp_timer == NULL)

		return -ENOMEM;



	spin_lock_init(&btcoex_info->btcoex_lock);



	return 0;

}



int ath9k_hw_btcoex_init(struct ath_hw *ah)

{

	struct ath_btcoex_info *btcoex_info = &ah->ah_sc->btcoex_info;

	int ret = 0;



	if (btcoex_info->btcoex_scheme == ATH_BTCOEX_CFG_2WIRE) {

		/* connect bt_active to baseband */

		REG_CLR_BIT(ah, AR_GPIO_INPUT_EN_VAL,

				(AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF |
@@ -35,15 +205,62 @@ void ath9k_hw_btcoex_init(struct ath_hw *ah) 


		/* Configure the desired gpio port for input */

		ath9k_hw_cfg_gpio_input(ah, btcoex_info->btactive_gpio);

	} else {

		/* btcoex 3-wire */

		REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL,

				(AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB |

				 AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB));



		/* Set input mux for bt_prority_async and

		 *                  bt_active_async to GPIO pins */

		REG_RMW_FIELD(ah, AR_GPIO_INPUT_MUX1,

				AR_GPIO_INPUT_MUX1_BT_ACTIVE,

				btcoex_info->btactive_gpio);



		REG_RMW_FIELD(ah, AR_GPIO_INPUT_MUX1,

				AR_GPIO_INPUT_MUX1_BT_PRIORITY,

				btcoex_info->btpriority_gpio);



		/* Configure the desired GPIO ports for input */



		ath9k_hw_cfg_gpio_input(ah, btcoex_info->btactive_gpio);

		ath9k_hw_cfg_gpio_input(ah, btcoex_info->btpriority_gpio);



		ret = ath_init_btcoex_info(ah, btcoex_info);

	}



	return ret;

}



void ath9k_hw_btcoex_enable(struct ath_hw *ah)

{

	struct ath_btcoex_info *btcoex_info = &ah->ah_sc->btcoex_info;



	if (btcoex_info->btcoex_scheme == ATH_BTCOEX_CFG_2WIRE) {

		/* Configure the desired GPIO port for TX_FRAME output */

		ath9k_hw_cfg_output(ah, btcoex_info->wlanactive_gpio,

				AR_GPIO_OUTPUT_MUX_AS_TX_FRAME);

	} else {

		/*

		 * Program coex mode and weight registers to

		 * enable coex 3-wire

		 */

		REG_WRITE(ah, AR_BT_COEX_MODE, btcoex_info->bt_coex_mode);

		REG_WRITE(ah, AR_BT_COEX_WEIGHT, btcoex_info->bt_coex_weights);

		REG_WRITE(ah, AR_BT_COEX_MODE2, btcoex_info->bt_coex_mode2);



		REG_RMW_FIELD(ah, AR_QUIET1,

				AR_QUIET1_QUIET_ACK_CTS_ENABLE, 1);

		REG_RMW_FIELD(ah, AR_PCU_MISC,

				AR_PCU_BT_ANT_PREVENT_RX, 0);



		ath9k_hw_cfg_output(ah, btcoex_info->wlanactive_gpio,

				AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL);

	}



	REG_RMW(ah, AR_GPIO_PDPU,

		(0x2 << (btcoex_info->btactive_gpio * 2)),

		(0x3 << (btcoex_info->btactive_gpio * 2)));



	ah->ah_sc->sc_flags |= SC_OP_BTCOEX_ENABLED;

}
@@ -57,5 +274,46 @@ void ath9k_hw_btcoex_disable(struct ath_hw *ah) 
	ath9k_hw_cfg_output(ah, btcoex_info->wlanactive_gpio,

			AR_GPIO_OUTPUT_MUX_AS_OUTPUT);



	if (btcoex_info->btcoex_scheme == ATH_BTCOEX_CFG_3WIRE) {

		REG_WRITE(ah, AR_BT_COEX_MODE, AR_BT_QUIET | AR_BT_MODE);

		REG_WRITE(ah, AR_BT_COEX_WEIGHT, 0);

		REG_WRITE(ah, AR_BT_COEX_MODE2, 0);

	}



	ah->ah_sc->sc_flags &= ~SC_OP_BTCOEX_ENABLED;

}



/*

 * Pause btcoex timer and bt duty cycle timer

 */

void ath_btcoex_timer_pause(struct ath_softc *sc,

			    struct ath_btcoex_info *btinfo)

{



	del_timer_sync(&btinfo->period_timer);



	if (btinfo->hw_timer_enabled)

		ath_gen_timer_stop(sc->sc_ah, btinfo->no_stomp_timer);



	btinfo->hw_timer_enabled = false;

}



/*

 * (Re)start btcoex timers

 */

void ath_btcoex_timer_resume(struct ath_softc *sc,

			     struct ath_btcoex_info *btinfo)

{



	DPRINTF(sc, ATH_DBG_BTCOEX, "Starting btcoex timers");



	/* make sure duty cycle timer is also stopped when resuming */

	if (btinfo->hw_timer_enabled)

		ath_gen_timer_stop(sc->sc_ah, btinfo->no_stomp_timer);



	btinfo->bt_priority_cnt = 0;

	btinfo->bt_priority_time = jiffies;

	sc->sc_flags &= ~SC_OP_BT_PRIORITY_DETECTED;



	mod_timer(&btinfo->period_timer, jiffies);

}

drivers/net/wireless/ath/ath9k/btcoex.h

+60 −1
Original line number Diff line number Diff line
@@ -20,20 +20,79 @@ 
#define ATH_WLANACTIVE_GPIO	5

#define ATH_BTACTIVE_GPIO	6



#define ATH_BTCOEX_DEF_BT_PERIOD  45

#define ATH_BTCOEX_DEF_DUTY_CYCLE 55

#define ATH_BTCOEX_BMISS_THRESH   50



#define ATH_BT_PRIORITY_TIME_THRESHOLD 1000 /* ms */

#define ATH_BT_CNT_THRESHOLD	       3



enum ath_btcoex_scheme {

	ATH_BTCOEX_CFG_NONE,

	ATH_BTCOEX_CFG_2WIRE,

	ATH_BTCOEX_CFG_3WIRE,

};



enum ath_stomp_type {

	ATH_BTCOEX_NO_STOMP,

	ATH_BTCOEX_STOMP_ALL,

	ATH_BTCOEX_STOMP_LOW,

	ATH_BTCOEX_STOMP_NONE

};



enum ath_bt_mode {

	ATH_BT_COEX_MODE_LEGACY,	/* legacy rx_clear mode */

	ATH_BT_COEX_MODE_UNSLOTTED,	/* untimed/unslotted mode */

	ATH_BT_COEX_MODE_SLOTTED,	/* slotted mode */

	ATH_BT_COEX_MODE_DISALBED,	/* coexistence disabled */

};



struct ath_btcoex_config {

	u8 bt_time_extend;

	bool bt_txstate_extend;

	bool bt_txframe_extend;

	enum ath_bt_mode bt_mode; /* coexistence mode */

	bool bt_quiet_collision;

	bool bt_rxclear_polarity; /* invert rx_clear as WLAN_ACTIVE*/

	u8 bt_priority_time;

	u8 bt_first_slot_time;

	bool bt_hold_rx_clear;

};



struct ath_btcoex_info {

	enum ath_btcoex_scheme btcoex_scheme;

	u8 wlanactive_gpio;

	u8 btactive_gpio;

	u8 btpriority_gpio;

	u8 bt_duty_cycle; 	/* BT duty cycle in percentage */

	int bt_stomp_type; 	/* Types of BT stomping */

	u32 bt_coex_mode; 	/* Register setting for AR_BT_COEX_MODE */

	u32 bt_coex_weights; 	/* Register setting for AR_BT_COEX_WEIGHT */

	u32 bt_coex_mode2; 	/* Register setting for AR_BT_COEX_MODE2 */

	u32 btcoex_no_stomp;   /* in usec */

	u32 btcoex_period;     	/* in usec */

	u32 bt_priority_cnt;

	unsigned long bt_priority_time;

	bool hw_timer_enabled;

	spinlock_t btcoex_lock;

	struct timer_list period_timer;      /* Timer for BT period */

	struct ath_gen_timer *no_stomp_timer; /*Timer for no BT stomping*/

};



void ath9k_hw_btcoex_init(struct ath_hw *ah);

int ath9k_hw_btcoex_init(struct ath_hw *ah);

void ath9k_hw_btcoex_enable(struct ath_hw *ah);

void ath9k_hw_btcoex_disable(struct ath_hw *ah);

void ath_btcoex_timer_resume(struct ath_softc *sc,

			     struct ath_btcoex_info *btinfo);

void ath_btcoex_timer_pause(struct ath_softc *sc,

			    struct ath_btcoex_info *btinfo);



static inline void ath_btcoex_set_weight(struct ath_btcoex_info *btcoex_info,

					 u32 bt_weight,

					 u32 wlan_weight)

{

	btcoex_info->bt_coex_weights = SM(bt_weight, AR_BTCOEX_BT_WGHT) |

				       SM(wlan_weight, AR_BTCOEX_WL_WGHT);

}



#endif

drivers/net/wireless/ath/ath9k/debug.h

+1 −0
Original line number Diff line number Diff line
@@ -31,6 +31,7 @@ enum ATH_DEBUG { 
	ATH_DBG_FATAL		= 0x00000400,

	ATH_DBG_PS		= 0x00000800,

	ATH_DBG_HWTIMER		= 0x00001000,

	ATH_DBG_BTCOEX		= 0x00002000,

	ATH_DBG_ANY		= 0xffffffff

};

drivers/net/wireless/ath/ath9k/hw.c

+1 −1
Original line number Diff line number Diff line
@@ -4141,7 +4141,7 @@ static u32 rightmost_index(struct ath_gen_timer_table *timer_table, u32 *mask) 
	return timer_table->gen_timer_index[b];

}



static u32 ath9k_hw_gettsf32(struct ath_hw *ah)

u32 ath9k_hw_gettsf32(struct ath_hw *ah)

{

	return REG_READ(ah, AR_TSF_L32);

}