Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit ff401e52 authored by Steven J. Hill's avatar Steven J. Hill
Browse files

MIPS: Optimise TLB handlers for MIPS32/64 R2 cores.



The EXT and INS instructions can be used to decrease code size and
thus speed up TLB handlers on MIPS32R2 and MIPS64R2 cores.

Signed-off-by: default avatarSteven J. Hill <sjhill@mips.com>
parent e6de1a09
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment