Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f8fe30a5 authored by Patrick Daly's avatar Patrick Daly
Browse files

clk: qcom: Increase branch clk status maximum delay



In most situations, the status bit of a branch clock is polled until it
reaches the desired on/off status. However, in the case where the
parent clock may be turned off without warning, this status bit no
longer indicates the correct status. Use the same maximum delay value
for these two situations.

Change-Id: I3b52357b248ef01e5464dea33949dcb297f1aefa
Signed-off-by: default avatarPatrick Daly <pdaly@codeaurora.org>
parent 360013b1
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -33,7 +33,7 @@
 */
#define HALT_CHECK_MAX_LOOPS	500
/* For clock without halt checking, wait this long after enables/disables. */
#define HALT_CHECK_DELAY_US	10
#define HALT_CHECK_DELAY_US	500

/*
 * When updating an RCG configuration, check the update bit up to this number