Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f4057900 authored by Gilad Avidov's avatar Gilad Avidov Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: config SPI on BLSP1 QUP1 for 8092 



Configure and enable the SPI controller at BLSP1 QUP1
for the 8092 chipset.

Change-Id: Ic0977ca91fcd3d60a95c401ecb38ff9e3d301c76
Signed-off-by: default avatarGilad Avidov <gavidov@codeaurora.org>
parent 491ad79b

arch/arm/boot/dts/mpq8092.dtsi

+23 −0
Original line number Diff line number Diff line
@@ -20,6 +20,7 @@ 


	aliases {

		i2c2 = &i2c_2;

		spi1 = &spi_1;

	};



	soc: soc { };
@@ -124,6 +125,28 @@ 
		};

	};



	spi_1: spi@f9923000 { /* BLSP1 QUP1 */

		compatible = "qcom,spi-qup-v2";

		#address-cells = <1>;

		#size-cells = <0>;

		reg-names = "spi_physical", "spi_bam_physical";

		reg = <0xf9923000 0x1000>,

		      <0xf9904000 0xf000>;

		interrupt-names = "spi_irq", "spi_bam_irq";

		interrupts = <0 95 0>, <0 238 0>;

		spi-max-frequency = <19200000>;

		qcom,gpio-mosi = <&msmgpio 0 0>;

		qcom,gpio-miso = <&msmgpio 1 0>;

		qcom,gpio-clk  = <&msmgpio 3 0>;



		qcom,infinite-mode = <0>;

		qcom,use-bam;

		qcom,ver-reg-exists;

		qcom,bam-consumer-pipe-index = <12>;

		qcom,bam-producer-pipe-index = <13>;

		qcom,master-id = <86>;

	};



	serial@f991f000 {

		compatible = "qcom,msm-lsuart-v14";

		reg = <0xf991f000 0x1000>;

arch/arm/mach-msm/board-8092-gpiomux.c

+24 −0
Original line number Diff line number Diff line
@@ -23,6 +23,12 @@ static struct gpiomux_setting gpio_i2c_config = { 
	.pull = GPIOMUX_PULL_NONE,

};



static struct gpiomux_setting gpio_spi_config = {

	.func = GPIOMUX_FUNC_1,

	.drv = GPIOMUX_DRV_6MA,

	.pull = GPIOMUX_PULL_NONE,

};



static struct gpiomux_setting gpio_uart_config = {

	.func = GPIOMUX_FUNC_2,

	.drv = GPIOMUX_DRV_16MA,
@@ -31,6 +37,24 @@ static struct gpiomux_setting gpio_uart_config = { 
};



static struct msm_gpiomux_config msm_blsp_configs[] __initdata = {

	{

		.gpio      = 0,		/* BLSP1 QUP1 SPI_DATA_MOSI */

		.settings = {

			[GPIOMUX_SUSPENDED] = &gpio_spi_config,

		},

	},

	{

		.gpio      = 1,		/* BLSP1 QUP1 SPI_DATA_MISO */

		.settings = {

			[GPIOMUX_SUSPENDED] = &gpio_spi_config,

		},

	},

	{

		.gpio      = 3,		/* BLSP1 QUP1 SPI_CLK */

		.settings = {

			[GPIOMUX_SUSPENDED] = &gpio_spi_config,

		},

	},

	{

		.gpio      = 6,		/* BLSP1 QUP2 I2C_SDA */

		.settings = {

arch/arm/mach-msm/clock-8092.c

+3 −1
Original line number Diff line number Diff line
@@ -79,9 +79,11 @@ static struct clk_lookup msm_clocks_8092[] = { 
	CLK_DUMMY("",	gcc_bimc_gfx_clk.c,	"", OFF),

	CLK_DUMMY("",	gcc_bimc_kpss_axi_mstr_clk.c,	"", OFF),

	CLK_DUMMY("",	gcc_bimc_sysnoc_axi_mstr_clk.c,	"", OFF),

	CLK_DUMMY("iface_clk",	gcc_blsp1_ahb_clk.c,	"f9923000.spi", OFF),

	CLK_DUMMY("iface_clk",	gcc_blsp1_ahb_clk.c,	"f9924000.i2c", OFF),

	CLK_DUMMY("",	gcc_blsp1_qup1_i2c_apps_clk.c,	"", OFF),

	CLK_DUMMY("",	gcc_blsp1_qup1_spi_apps_clk.c,	"", OFF),

	CLK_DUMMY("core_clk",	gcc_blsp1_qup1_spi_apps_clk.c,

							"f9923000.spi", OFF),

	CLK_DUMMY("core_clk",	gcc_blsp1_qup2_i2c_apps_clk.c,

							"f9924000.i2c", OFF),

	CLK_DUMMY("",	gcc_blsp1_qup2_spi_apps_clk.c,	"", OFF),