Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cadbf3ac authored by David Collins's avatar David Collins
Browse files

ARM: dts: msm: increase A53 Fmax to 1.5552 GHz for msm8994v2



Characterization has shown that the A53 cluster can operate
successfully at 1.5552 GHz.  Therefore, add support for this
frequency in order to provide higher performance.  Also update
all other dependent parameters.

Change-Id: I8a2824adad1676ed6c7bd51344f5944f96e680e5
Signed-off-by: default avatarDavid Collins <collinsd@codeaurora.org>
parent 062c4761
Loading
Loading
Loading
Loading
+15 −12
Original line number Diff line number Diff line
@@ -594,7 +594,7 @@
		regulator-name = "apc0_corner";
		qcom,cpr-fuse-corners = <4>;
		regulator-min-microvolt = <1>;
		regulator-max-microvolt = <12>;
		regulator-max-microvolt = <13>;

		qcom,cpr-voltage-ceiling = <800000 900000 1000000 1180000>;
		qcom,cpr-voltage-floor =   <700000 725000  840000 1000000>;
@@ -654,28 +654,30 @@
		qcom,cpr-init-voltage-ref = <800000 900000 1000000 1225000>;
		qcom,cpr-init-voltage-step = <10000>;

		qcom,cpr-corner-map = <1 2 2 2 3 3 3 4 4 4 4 4>;
		qcom,cpr-corner-map = <1 2 2 2 3 3 3 4 4 4 4 4 4>;
		qcom,cpr-voltage-ceiling-override =
				<0xFFFFFFFF 0  800000  900000  900000  900000
					      1000000 1000000 1000000 1115000
					      1115000 1180000 1180000 1180000>;
					      1115000 1180000 1180000 1180000
					      1180000>;
		qcom,cpr-voltage-floor-override =
				<0xFFFFFFFF 0 700000 700000 715000 725000
					      790000 815000 835000 900000
					      935000 940000 965000 990000>;
					      935000 940000 965000 990000
					      1010000>;

		qcom,cpr-fuse-version-map =
				<0xffffffff 0xffffffff 1 0 0 0 0>,
				<0xffffffff 0xffffffff 2 0 0 0 0>,
				<0xffffffff 0xffffffff 3 0 0 0 0>;
		qcom,cpr-quotient-adjustment =
				<0 0 0 (-140)>,
				<0 0 0 (-140)>,
				<0 0 0 (-50)>;
				<0 0 0 (-50)>,
				<0 0 0 (-50)>,
				<0 0 0 40>;
		qcom,cpr-init-voltage-adjustment =
				<0 0 0 (-70000)>,
				<0 0 0 (-70000)>,
				<0 0 0 (-25000)>;
				<0 0 0 (-25000)>,
				<0 0 0 (-25000)>,
				<0 0 0 20000>;

		qcom,cpr-scaled-init-voltage-as-ceiling;
		qcom,cpr-voltage-scaling-factor-max = <0 0 2000 2000>;
@@ -692,9 +694,10 @@
				<9   960000000>,
				<10 1248000000>,
				<11 1344000000>,
				<12 1478400000>;
				<12 1478400000>,
				<13 1555200000>;
		qcom,cpr-speed-bin-max-corners =
				<0xFFFFFFFF 0 1 4 7 12>;
				<0xFFFFFFFF 0 1 4 7 13>;
		qcom,cpr-enable;
	};

+10 −5
Original line number Diff line number Diff line
@@ -93,7 +93,8 @@
			<  960000000 9>,
			< 1248000000 10>,
			< 1344000000 11>,
			< 1478400000 12>;
			< 1478400000 12>,
			< 1555200000 13>;
	qcom,a57-speedbin0-v0 =
			<	   0 0>,
			<  300000000 2>,
@@ -143,7 +144,8 @@
		<  960000 >,
		< 1248000 >,
		< 1344000 >,
		< 1478400 >;
		< 1478400 >,
		< 1555200 >;

	qcom,cpufreq-table-4 =
		<  300000 >,
@@ -176,7 +178,8 @@
			<  960000  5928 >,
			< 1248000  7904 >,
			< 1344000  9887 >,
			< 1478400 11863 >;
			< 1478400 11863 >,
			< 1555200 11863 >;
		cpu-to-dev-map-4 =
			<  300000  1525 >,
			<  384000  1525 >,
@@ -208,7 +211,8 @@
			<  960000 5928 >,
			< 1248000 5928 >,
			< 1344000 5928 >,
			< 1478400 5928 >;
			< 1478400 5928 >,
			< 1555200 5928 >;
		cpu-to-dev-map-4 =
			<  300000 1525 >,
			<  384000 2288 >,
@@ -239,7 +243,8 @@
			<  960000 600000 >,
			< 1248000 729600 >,
			< 1344000 787200 >,
			< 1478400 787200 >;
			< 1478400 787200 >,
			< 1555200 787200 >;
		cpu-to-dev-map-4 =
			<  300000 300000 >,
			<  384000 300000 >,