arm: dts: msm: update SPM sequences for krait v2.x
KPSS v2 implemented HW Sequencer to switch Krait power gate
modes. SPM toggle one power control signal to switch to RET/PC sleep.
If the SPM power control for the h/w sequencer is asserted for only
3 AHB clocks, a single cycle pulse is generated which latches the
newMode. The newMode is latched even though the h/w sequencer is
not idle. This causes the state machine to get stuck in LDO_PD state.
Update the retention SPM sequence as recommended by cpu design team
to avoid the issue. Power collapse sequences are already up to date.
CRs-fixed: 566952
Change-Id: I8fe74acf06d67b490f927b504e3aba266667cf9f
Signed-off-by:
Venkat Devarasetty <vdevaras@codeaurora.org>
Loading
Please register or sign in to comment