Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 86ad17ea authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "usb: dwc3: Update the wait times in dwc3_core_and_phy_soft_reset()"

parents 9749653a a94c9a07

drivers/usb/dwc3/core.c

+4 −4
Original line number Diff line number Diff line
@@ -153,7 +153,7 @@ static void dwc3_core_and_phy_soft_reset(struct dwc3 *dwc) 
	reg |= DWC3_GUSB3PIPECTL_PHYSOFTRST;

	dwc3_writel(dwc->regs, DWC3_GUSB3PIPECTL(0), reg);



	msleep(100);

	usleep_range(1000, 1200);



	/* Clear USB3 PHY reset */

	reg = dwc3_readl(dwc->regs, DWC3_GUSB3PIPECTL(0));
@@ -171,21 +171,21 @@ static void dwc3_core_and_phy_soft_reset(struct dwc3 *dwc) 
	reg |= DWC3_GUSB2PHYCFG_PHYSOFTRST;

	dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg);



	msleep(100);

	usleep_range(1000, 1200);



	/* Clear USB2 PHY reset */

	reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0));

	reg &= ~DWC3_GUSB2PHYCFG_PHYSOFTRST;

	dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg);



	msleep(100);

	usleep_range(200, 500);



	/* After PHYs are stable we can take Core out of reset state */

	reg = dwc3_readl(dwc->regs, DWC3_GCTL);

	reg &= ~DWC3_GCTL_CORESOFTRESET;

	dwc3_writel(dwc->regs, DWC3_GCTL, reg);



	msleep(100);

	usleep_range(1000, 1200);

}



/**