Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 683beb95 authored by Dov Levenglick's avatar Dov Levenglick
Browse files

Revert "ARM: dts: msm: define multiple latency and affinity masks for msm8992" 



This reverts commit f9f9f0ad.

Change-Id: Ia2df17e18562c28b4bebb04a3a2fc9dc0a51cd84
Signed-off-by: default avatarDov Levenglick <dovl@codeaurora.org>
parent 6ad7b65c

arch/arm/boot/dts/qcom/msm8992.dtsi

+4 −4
Original line number Diff line number Diff line
@@ -1677,9 +1677,9 @@ 
		interrupt-names = "hc_irq", "pwr_irq";



		qcom,bus-width = <8>;

		qcom,cpu-dma-latency-us = <301 70>;

		qcom,cpu-dma-latency-us = <301>;

		qcom,cpu-affinity = "affine_cores";

		qcom,cpu-affinity-mask = <0x0f 0xf0>;

		qcom,cpu-affinity-mask = <0x0f>;

		qcom,wakeup-on-idle;



		qcom,msm-bus,name = "sdhc1";
@@ -1717,9 +1717,9 @@ 
			 <&clock_gcc clk_gcc_sdcc2_apps_clk>;



		qcom,bus-width = <4>;

		qcom,cpu-dma-latency-us = <301 70>;

		qcom,cpu-dma-latency-us = <301>;

		qcom,cpu-affinity = "affine_cores";

		qcom,cpu-affinity-mask = <0x0f 0xf0>;

		qcom,cpu-affinity-mask = <0x0f>;

		qcom,wakeup-on-idle;



		qcom,msm-bus,name = "sdhc2";