Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f9f9f0ad authored by Maya Erez's avatar Maya Erez
Browse files

ARM: dts: msm: define multiple latency and affinity masks for msm8992 



To accommodate both big/little cluster voting for pm qos, add multiple
values for cpu-dma-latency and cpu-affinity-mask. The first value in the
array applies for little cluster and the second value applies for big
cluster.

Change-Id: I4b5135b71b4b7d48625084e7fc109aba6c2166c2
Signed-off-by: default avatarMaya Erez <merez@codeaurora.org>
parent 5b32470c

arch/arm/boot/dts/qcom/msm8992.dtsi

+4 −4
Original line number Diff line number Diff line
@@ -1650,9 +1650,9 @@ 
		interrupt-names = "hc_irq", "pwr_irq";



		qcom,bus-width = <8>;

		qcom,cpu-dma-latency-us = <301>;

		qcom,cpu-dma-latency-us = <301 70>;

		qcom,cpu-affinity = "affine_cores";

		qcom,cpu-affinity-mask = <0x0f>;

		qcom,cpu-affinity-mask = <0x0f 0xf0>;



		qcom,msm-bus,name = "sdhc1";

		qcom,msm-bus,num-cases = <9>;
@@ -1689,9 +1689,9 @@ 
			 <&clock_gcc clk_gcc_sdcc2_apps_clk>;



		qcom,bus-width = <4>;

		qcom,cpu-dma-latency-us = <301>;

		qcom,cpu-dma-latency-us = <301 70>;

		qcom,cpu-affinity = "affine_cores";

		qcom,cpu-affinity-mask = <0x0f>;

		qcom,cpu-affinity-mask = <0x0f 0xf0>;



		qcom,msm-bus,name = "sdhc2";

		qcom,msm-bus,num-cases = <8>;