Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 014c397b authored by Stepan Moskovchenko's avatar Stepan Moskovchenko
Browse files

arm64: Add options to disable I/D caches 



Add the ability to individually disable the Instruction and
Data caches on ARM64 CPUs, by means of the SCTLR[I] and
SCTLR[C] bits. This may be useful for performance
profiling, as well as for troubleshooting potential cache
problems.

Change-Id: Ibd7fc796ddf6984c7f05dcd844432164e28bb021
Signed-off-by: default avatarStepan Moskovchenko <stepanm@codeaurora.org>
parent 833888da

arch/arm64/Kconfig

+19 −0
Original line number Diff line number Diff line
@@ -187,6 +187,25 @@ endmenu 


menu "Kernel Features"



config ARM64_DCACHE_DISABLE

	bool "Disable CPU Data Caches"

	help

	  Disable CPU data cache usage by setting the SCTLR[C] bit during

	  kernel initialization. This will result in a considerable

	  performance impact, but may be useful in certain situations.



	  If you are not sure what to do, select 'N' here.



config ARM64_ICACHE_DISABLE

	bool "Disable CPU Instruction Caches"

	help

	  Disable CPU instruction cache usage by setting the SCTLR[I]

	  bit during kernel initialization. This will result in a

	  considerable performance impact, but may be useful in certain

	  situations.



	  If you are not sure what to do, select 'N' here.



config ARM64_64K_PAGES

	bool "Enable 64KB pages support"

	help

arch/arm64/mm/proc.S

+15 −2
Original line number Diff line number Diff line
@@ -235,5 +235,18 @@ ENDPROC(__cpu_setup) 
	 */

	.type	crval, #object

crval:



#ifdef CONFIG_ARM64_ICACHE_DISABLE

#define CR_IBIT		0

#else

#define CR_IBIT		0x1000

#endif



#ifdef CONFIG_ARM64_DCACHE_DISABLE

#define CR_CBIT		0

#else

#define CR_CBIT		0x4

#endif



	.word	0x000802c2	// clear

	.word	0x0405d13d			// set
 
	.word	0x0405c139 | CR_IBIT | CR_CBIT	// set