Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f43521e9 authored by Thierry Reding's avatar Thierry Reding Committed by Rob Herring
Browse files

dt-bindings: tegra: Remove 0, prefix from unit-addresses 



When Tegra124 support was first merged the unit-addresses of all devices
were listed with a "0," prefix to encode the reg property's second cell.
It turns out that this notation is not correct, and the "," separator is
only used to separate fields in the unit address (such as the device and
function number in PCI devices), not individual cells for addresses
with more than one cell.

Acked-by: default avatarStephen Warren <swarren@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
parent 7aa5d38c

Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.txt

+1 −1
Original line number Original line Diff line number Diff line
@@ -50,7 +50,7 @@ Required properties for I2C mode: 




Example:

Example:





clock@0,70110000 {

clock@70110000 {

        compatible = "nvidia,tegra124-dfll";

        compatible = "nvidia,tegra124-dfll";

        reg = <0 0x70110000 0 0x100>, /* DFLL control */

        reg = <0 0x70110000 0 0x100>, /* DFLL control */

              <0 0x70110000 0 0x100>, /* I2C output control */

              <0 0x70110000 0 0x100>, /* I2C output control */

Documentation/devicetree/bindings/gpu/nvidia,gk20a.txt

+1 −1
Original line number Original line Diff line number Diff line
@@ -26,7 +26,7 @@ Required properties: 




Example:

Example:





	gpu@0,57000000 {

	gpu@57000000 {

		compatible = "nvidia,gk20a";

		compatible = "nvidia,gk20a";

		reg = <0x0 0x57000000 0x0 0x01000000>,

		reg = <0x0 0x57000000 0x0 0x01000000>,

		      <0x0 0x58000000 0x0 0x01000000>;

		      <0x0 0x58000000 0x0 0x01000000>;

Documentation/devicetree/bindings/memory-controllers/nvidia,tegra-mc.txt

+3 −3
Original line number Original line Diff line number Diff line
@@ -61,7 +61,7 @@ specified, according to the board documentation: 
Example SoC include file:

Example SoC include file:





/ {

/ {

	mc: memory-controller@0,70019000 {

	mc: memory-controller@70019000 {

		compatible = "nvidia,tegra124-mc";

		compatible = "nvidia,tegra124-mc";

		reg = <0x0 0x70019000 0x0 0x1000>;

		reg = <0x0 0x70019000 0x0 0x1000>;

		clocks = <&tegra_car TEGRA124_CLK_MC>;

		clocks = <&tegra_car TEGRA124_CLK_MC>;
@@ -72,7 +72,7 @@ Example SoC include file: 
		#iommu-cells = <1>;

		#iommu-cells = <1>;

	};

	};





	sdhci@0,700b0000 {

	sdhci@700b0000 {

		compatible = "nvidia,tegra124-sdhci";

		compatible = "nvidia,tegra124-sdhci";

		...

		...

		iommus = <&mc TEGRA_SWGROUP_SDMMC1A>;

		iommus = <&mc TEGRA_SWGROUP_SDMMC1A>;
@@ -82,7 +82,7 @@ Example SoC include file: 
Example board file:

Example board file:





/ {

/ {

	memory-controller@0,70019000 {

	memory-controller@70019000 {

		emc-timings-3 {

		emc-timings-3 {

			nvidia,ram-code = <3>;

			nvidia,ram-code = <3>;

Documentation/devicetree/bindings/memory-controllers/tegra-emc.txt

+2 −2
Original line number Original line Diff line number Diff line
@@ -190,7 +190,7 @@ be specified, according to the board documentation: 
Example SoC include file:

Example SoC include file:





/ {

/ {

	emc@0,7001b000 {

	emc@7001b000 {

		compatible = "nvidia,tegra124-emc";

		compatible = "nvidia,tegra124-emc";

		reg = <0x0 0x7001b000 0x0 0x1000>;

		reg = <0x0 0x7001b000 0x0 0x1000>;
@@ -201,7 +201,7 @@ Example SoC include file: 
Example board file:

Example board file:





/ {

/ {

	emc@0,7001b000 {

	emc@7001b000 {

		emc-timings-3 {

		emc-timings-3 {

			nvidia,ram-code = <3>;

			nvidia,ram-code = <3>;

Documentation/devicetree/bindings/pinctrl/nvidia,tegra124-xusb-padctl.txt

+3 −3
Original line number Original line Diff line number Diff line
@@ -79,7 +79,7 @@ Example: 
SoC file extract:

SoC file extract:

-----------------

-----------------





	padctl@0,7009f000 {

	padctl@7009f000 {

		compatible = "nvidia,tegra124-xusb-padctl";

		compatible = "nvidia,tegra124-xusb-padctl";

		reg = <0x0 0x7009f000 0x0 0x1000>;

		reg = <0x0 0x7009f000 0x0 0x1000>;

		resets = <&tegra_car 142>;

		resets = <&tegra_car 142>;
@@ -91,7 +91,7 @@ SoC file extract: 
Board file extract:

Board file extract:

-------------------

-------------------





	pcie-controller@0,01003000 {

	pcie-controller@01003000 {

		...

		...





		phys = <&padctl 0>;

		phys = <&padctl 0>;
@@ -102,7 +102,7 @@ Board file extract: 




	...

	...





	padctl: padctl@0,7009f000 {

	padctl: padctl@7009f000 {

		pinctrl-0 = <&padctl_default>;

		pinctrl-0 = <&padctl_default>;

		pinctrl-names = "default";

		pinctrl-names = "default";