Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c2018928 authored Aug 21, 2018 by Shefali Jain Committed by Gerrit - the friendly Code Review server Aug 22, 2018

defconfig: Enable GPUCC and NPUCC drivers for SDMSTEPPE



Enable graphics clock controller and network processing
unit clock controller drivers for SDMSTEPPE.

Change-Id: If2bd3c6757c805e30e22ab77326cbb2791c093e7
Signed-off-by: Shefali Jain <shefjain@codeaurora.org>

parent 83154934

arch/arm64/configs/vendor/sdmsteppe-perf_defconfig

+2 −0

Original line number	Diff line number	Diff line
		@@ -490,6 +490,8 @@ CONFIG_MSM_CAMCC_SM6150=y
		CONFIG_MSM_DISPCC_SM6150=y
		CONFIG_MSM_GCC_SDMMAGPIE=y
		CONFIG_MSM_VIDEOCC_SDMMAGPIE=y
		CONFIG_MSM_NPUCC_SDMMAGPIE=y
		CONFIG_MSM_GPUCC_SDMMAGPIE=y
		CONFIG_HWSPINLOCK=y
		CONFIG_HWSPINLOCK_QCOM=y
		CONFIG_QCOM_APCS_IPC=y

arch/arm64/configs/vendor/sdmsteppe_defconfig

+2 −0

Original line number	Diff line number	Diff line
		@@ -507,6 +507,8 @@ CONFIG_MSM_CAMCC_SM6150=y
		CONFIG_MSM_DISPCC_SM6150=y
		CONFIG_MSM_GCC_SDMMAGPIE=y
		CONFIG_MSM_VIDEOCC_SDMMAGPIE=y
		CONFIG_MSM_NPUCC_SDMMAGPIE=y
		CONFIG_MSM_GPUCC_SDMMAGPIE=y
		CONFIG_HWSPINLOCK=y
		CONFIG_HWSPINLOCK_QCOM=y
		CONFIG_QCOM_APCS_IPC=y