Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 83154934 authored by Shefali Jain's avatar Shefali Jain Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Update the GPUCC clock node for SDMMAGPIE



Update GPU clock controller node and gdsc to use the
GPU clock driver.

Change-Id: I995d58491914fe8a19f56359c43113854c2b1721
Signed-off-by: default avatarShefali Jain <shefjain@codeaurora.org>
parent d8fca2c2
Loading
Loading
Loading
Loading
+14 −2
Original line number Diff line number Diff line
@@ -175,8 +175,18 @@
		reg = <0x5091540 0x4>;
	};

	gpu_gx_domain_addr: syscon@0x5091508 {
		compatible = "syscon";
		reg = <0x5091508 0x4>;
	};

	gpu_gx_sw_reset: syscon@0x5091008 {
		compatible = "syscon";
		reg = <0x5091008 0x4>;
	};

	gpu_cx_gdsc: qcom,gdsc@509106c {
		compatible = "regulator-fixed";
		compatible = "qcom,gdsc";
		regulator-name = "gpu_cx_gdsc";
		reg = <0x509106c 0x4>;
		hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
@@ -187,10 +197,12 @@
	};

	gpu_gx_gdsc: qcom,gdsc@509100c {
		compatible = "regulator-fixed";
		compatible = "qcom,gdsc";
		regulator-name = "gpu_gx_gdsc";
		reg = <0x509100c 0x4>;
		qcom,poll-cfg-gdscr;
		domain-addr = <&gpu_gx_domain_addr>;
		sw-reset = <&gpu_gx_sw_reset>;
		status = "disabled";
	};

+12 −2
Original line number Diff line number Diff line
@@ -661,8 +661,12 @@
	};

	clock_gpucc: qcom,gpucc {
		compatible = "qcom,dummycc";
		clock-output-names = "gpucc_clocks";
		compatible = "qcom,gpucc-sdmmagpie", "syscon";
		reg = <0x5090000 0x9000>;
		reg-names = "cc_base";
		vdd_cx-supply = <&VDD_CX_LEVEL>;
		vdd_mx-supply = <&VDD_MX_LEVEL>;
		vdd_gfx-supply = <&VDD_GFX_LEVEL>;
		#clock-cells = <1>;
		#reset-cells = <1>;
	};
@@ -1774,10 +1778,16 @@
};

&gpu_cx_gdsc {
	parent-supply = <&VDD_CX_LEVEL>;
	status = "ok";
};

&gpu_gx_gdsc {
	clock-names = "core_root_clk";
	clocks = <&clock_gpucc GPU_CC_GX_GFX3D_CLK_SRC>;
	qcom,force-enable-root-clk;
	parent-supply = <&VDD_GFX_LEVEL>;
	qcom,reset-aon-logic;
	status = "ok";
};