Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b76ee67a authored by Michel Dänzer's avatar Michel Dänzer Committed by Alex Deucher
Browse files

drm/radeon: Clean up assignment of TTM placement lpfn member for pinning 



This sets the lpfn member to 0 instead of the full domain size. TTM uses
the full domain size when lpfn is 0.

Signed-off-by: default avatarMichel Dänzer <michel.daenzer@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent c8584039

drivers/gpu/drm/radeon/radeon_object.c

+5 −9
Original line number Diff line number Diff line
@@ -311,18 +311,14 @@ int radeon_bo_pin_restricted(struct radeon_bo *bo, u32 domain, u64 max_offset, 
	}

	radeon_ttm_placement_from_domain(bo, domain);

	for (i = 0; i < bo->placement.num_placement; i++) {

		unsigned lpfn = 0;



		/* force to pin into visible video ram */

		if (bo->placements[i].flags & TTM_PL_FLAG_VRAM)

			lpfn = bo->rdev->mc.visible_vram_size >> PAGE_SHIFT;

		if ((bo->placements[i].flags & TTM_PL_FLAG_VRAM) &&

		    (!max_offset || max_offset > bo->rdev->mc.visible_vram_size))

			bo->placements[i].lpfn =

				bo->rdev->mc.visible_vram_size >> PAGE_SHIFT;

		else

			lpfn = bo->rdev->mc.gtt_size >> PAGE_SHIFT; /* ??? */



		if (max_offset)

			lpfn = min (lpfn, (unsigned)(max_offset >> PAGE_SHIFT));

			bo->placements[i].lpfn = max_offset >> PAGE_SHIFT;



		bo->placements[i].lpfn = lpfn;

		bo->placements[i].flags |= TTM_PL_FLAG_NO_EVICT;

	}