Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit af2418be authored by Florian Fainelli's avatar Florian Fainelli Committed by Ralf Baechle
Browse files

MIPS: BCM63XX: select correct MIPS_L1_CACHE_SHIFT value 



Broadcom BCM63xx DSL SoCs have a L1-cache line size of 16 bytes (shift
value of 4) instead of the currently configured 32 bytes L1-cache line
size.

Reported-by: default avatarDaniel Gonzalez <dgcbueu@gmail.com>
Signed-off-by: default avatarFlorian Fainelli <florian@openwrt.org>
parent a4c0201e
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment