Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3742231c authored by Srinivas Rao L's avatar Srinivas Rao L
Browse files

ARM: dts: msm: Add RSC mailbox controller device nodes for sdm640 



Add mailbox controller device nodes for application processor and
display subsystem.

Change-Id: If1b0dd21a487f423bb7841a511b31129d541ab9d
Signed-off-by: default avatarSrinivas Rao L <lsrao@codeaurora.org>
parent 6f255864

arch/arm64/boot/dts/qcom/sdm640.dtsi

+28 −0
Original line number Diff line number Diff line
@@ -20,6 +20,7 @@ 
#include <dt-bindings/clock/qcom,dispcc-sdm640.h>

#include <dt-bindings/clock/qcom,gpucc-sdm640.h>

#include <dt-bindings/clock/qcom,videocc-sdm640.h>

#include <dt-bindings/soc/qcom,tcs-mbox.h>



/ {

	model = "Qualcomm Technologies, Inc. SDM640";
@@ -819,6 +820,33 @@ 
			qcom,dump-id = <0x27>;

		};

	};



	apps_rsc: mailbox@18220000 {

		compatible = "qcom,tcs-drv";

		label = "apps_rsc";

		reg = <0x18220000 0x100>, <0x18220d00 0x3000>;

		interrupts = <0 5 0>;

		#mbox-cells = <1>;

		qcom,drv-id = <2>;

		qcom,tcs-config = <ACTIVE_TCS  2>,

				  <SLEEP_TCS   3>,

				  <WAKE_TCS    3>,

				  <CONTROL_TCS 1>;

	};



	disp_rsc: mailbox@af20000 {

		compatible = "qcom,tcs-drv";

		label = "display_rsc";

		reg = <0xaf20000 0x100>, <0xaf21c00 0x3000>;

		interrupts = <0 129 0>;

		#mbox-cells = <1>;

		qcom,drv-id = <0>;

		qcom,tcs-config = <ACTIVE_TCS  2>,

				  <SLEEP_TCS   1>,

				  <WAKE_TCS    1>,

				  <CONTROL_TCS 0>;

	};



};



#include "sdm640-pinctrl.dtsi"