Merge "dt-bindings: clock: add support for 10nm DSI PLL shadow clock"

#define PCLK_SRC_MUX_0_CLK	7

#define PCLK_SRC_MUX_0_CLK	7

#define PCLK_SRC_0_CLK		8

#define PCLK_SRC_0_CLK		8

#define PCLK_MUX_0_CLK		9

#define PCLK_MUX_0_CLK		9

#define VCO_CLK_1		10

#define SHADOW_VCO_CLK_0		10

#define PLL_OUT_DIV_1_CLK	11

#define SHADOW_PLL_OUT_DIV_0_CLK	11

#define BITCLK_SRC_1_CLK	12

#define SHADOW_BITCLK_SRC_0_CLK		12

#define BYTECLK_SRC_1_CLK	13

#define SHADOW_BYTECLK_SRC_0_CLK	13

#define POST_BIT_DIV_1_CLK	14

#define SHADOW_POST_BIT_DIV_0_CLK	14

#define POST_VCO_DIV_1_CLK	15

#define SHADOW_POST_VCO_DIV_0_CLK	15

#define BYTECLK_MUX_1_CLK	16

#define SHADOW_PCLK_SRC_MUX_0_CLK	16

#define PCLK_SRC_MUX_1_CLK	17

#define SHADOW_PCLK_SRC_0_CLK		17

#define PCLK_SRC_1_CLK		18

#define VCO_CLK_1		18

#define PCLK_MUX_1_CLK		19

#define PLL_OUT_DIV_1_CLK	19

#define BITCLK_SRC_1_CLK	20

#define BYTECLK_SRC_1_CLK	21

#define POST_BIT_DIV_1_CLK	22

#define POST_VCO_DIV_1_CLK	23

#define BYTECLK_MUX_1_CLK	24

#define PCLK_SRC_MUX_1_CLK	25

#define PCLK_SRC_1_CLK		26

#define PCLK_MUX_1_CLK		27

#define SHADOW_VCO_CLK_1		28

#define SHADOW_PLL_OUT_DIV_1_CLK	29

#define SHADOW_BITCLK_SRC_1_CLK		30

#define SHADOW_BYTECLK_SRC_1_CLK	31

#define SHADOW_POST_BIT_DIV_1_CLK	32

#define SHADOW_POST_VCO_DIV_1_CLK	33

#define SHADOW_PCLK_SRC_MUX_1_CLK	34

#define SHADOW_PCLK_SRC_1_CLK		35

/* DP PLL clocks */

/* DP PLL clocks */

#define	DP_VCO_CLK	0

#define	DP_VCO_CLK	0