Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e3429cd2 authored by Sagar Arun Kamble's avatar Sagar Arun Kamble Committed by Daniel Vetter
Browse files

drm/i915: WaRsUseTimeoutMode 



Enable TO mode for RC6 for SKL till D0 and BXT till A0.

Cc: Tom O'Rourke <Tom.O'Rourke@intel.com>
Cc: Akash Goel <akash.goel@intel.com>
Signed-off-by: default avatarSagar Arun Kamble <sagar.a.kamble@intel.com>
Reviewed-by: default avatarAlex Dai <yu.dai@intel.com>
[danvet: Fixup line continuation alignment.]
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent f2d2fe95

drivers/gpu/drm/i915/intel_pm.c

+10 −3
Original line number Diff line number Diff line
@@ -4871,6 +4871,13 @@ static void gen9_enable_rc6(struct drm_device *dev) 
		rc6_mask = GEN6_RC_CTL_RC6_ENABLE;

	DRM_INFO("RC6 %s\n", (rc6_mask & GEN6_RC_CTL_RC6_ENABLE) ?

			"on" : "off");



	if ((IS_SKYLAKE(dev) && INTEL_REVID(dev) <= SKL_REVID_D0) ||

	    (IS_BROXTON(dev) && INTEL_REVID(dev) <= BXT_REVID_A0))

		I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |

			   GEN7_RC_CTL_TO_MODE |

			   rc6_mask);

	else

		I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |

			   GEN6_RC_CTL_EI_MODE(1) |

			   rc6_mask);