Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ce0f7dca authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: correct REFCLK EN vote for PCIe0 and PCIe1 node on kona"

parents c56b3387 b0b03546

arch/arm64/boot/dts/qcom/kona-pcie.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -67,7 +67,7 @@ 
			<&clock_gcc GCC_PCIE_0_CFG_AHB_CLK>,

			<&clock_gcc GCC_PCIE_0_MSTR_AXI_CLK>,

			<&clock_gcc GCC_PCIE_0_SLV_AXI_CLK>,

			<&clock_gcc GCC_PCIE_MDM_CLKREF_EN>,

			<&clock_gcc GCC_PCIE_WIFI_CLKREF_EN>,

			<&clock_gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>,

			<&clock_gcc GCC_AGGRE_NOC_PCIE_TBU_CLK>,

			<&clock_gcc GCC_PCIE0_PHY_REFGEN_CLK>,
@@ -307,7 +307,7 @@ 
			<&clock_gcc GCC_PCIE_1_CFG_AHB_CLK>,

			<&clock_gcc GCC_PCIE_1_MSTR_AXI_CLK>,

			<&clock_gcc GCC_PCIE_1_SLV_AXI_CLK>,

			<&clock_gcc GCC_PCIE_MDM_CLKREF_EN>,

			<&clock_gcc GCC_PCIE_WIGIG_CLKREF_EN>,

			<&clock_gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>,

			<&clock_gcc GCC_AGGRE_NOC_PCIE_TBU_CLK>,

			<&clock_gcc GCC_PCIE1_PHY_REFGEN_CLK>,