Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 928af224 authored by Niklas Cassel's avatar Niklas Cassel Committed by Linus Walleij
Browse files

pinctrl: artpec6: dt: add smaller groups for uarts 



Add group configuration for uarts that are cut down
variants, the standard being full, i.e. all signals,
flow control, i.e. rx/tx and cts/rts, and rx/tx only.

This allows us to be more precise in which pins we're
actually using.

Unfortunately the existing naming scheme leaves things
to be desired, e.g. uart3grp0 means RX/TX and CTS/RTS,
yet uart0grp0 means all pins.
Since the exising suffixes have different meaning for
different uarts, and the fact that we cannot change
the name of existing groups, makes it hard to use a
descriptive name for the newly added groups.

Signed-off-by: default avatarNiklas Cassel <niklas.cassel@axis.com>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 7e065fb9

Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt

+8 −7
Original line number Diff line number Diff line
@@ -19,8 +19,9 @@ Required subnode-properties: 
	Available functions and groups (function: group0, group1...):

		gpio: cpuclkoutgrp0, udlclkoutgrp0, i2c1grp0, i2c2grp0,

		      i2c3grp0, i2s0grp0, i2s1grp0, i2srefclkgrp0, spi0grp0,

		      spi1grp0, pciedebuggrp0, uart0grp0, uart0grp1, uart1grp0,

		      uart2grp0, uart2grp1, uart3grp0, uart4grp0, uart5grp0,

		      spi1grp0, pciedebuggrp0, uart0grp0, uart0grp1, uart0grp2,

		      uart1grp0, uart1grp1, uart2grp0, uart2grp1, uart2grp2,

		      uart3grp0, uart4grp0, uart4grp1, uart5grp0, uart5grp1,

		      uart5nocts

		cpuclkout: cpuclkoutgrp0

		udlclkout: udlclkoutgrp0
@@ -33,12 +34,12 @@ Required subnode-properties: 
		spi0: spi0grp0

		spi1: spi1grp0

		pciedebug: pciedebuggrp0

		uart0: uart0grp0, uart0grp1

		uart1: uart1grp0

		uart2: uart2grp0, uart2grp1

		uart0: uart0grp0, uart0grp1, uart0grp2

		uart1: uart1grp0, uart1grp1

		uart2: uart2grp0, uart2grp1, uart2grp2

		uart3: uart3grp0

		uart4: uart4grp0

		uart5: uart5grp0, uart5nocts

		uart4: uart4grp0, uart4grp1

		uart5: uart5grp0, uart5grp1, uart5nocts

		nand: nandgrp0

		sdio0: sdio0grp0

		sdio1: sdio1grp0