Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 86c654d4 authored by Abhishek Sahu's avatar Abhishek Sahu Committed by Stephen Boyd
Browse files

clk: qcom: ipq4019: Add all the frequencies for apss cpu 



The APSS CPU clock does not contain all the frequencies in its
frequency table so this patch adds the same.

Signed-off-by: default avatarAbhishek Sahu <absahu@codeaurora.org>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent b52a0c2c

drivers/clk/qcom/gcc-ipq4019.c

+12 −2
Original line number Diff line number Diff line
@@ -570,8 +570,18 @@ static struct clk_rcg2 sdcc1_apps_clk_src = { 
static const struct freq_tbl ftbl_gcc_apps_clk[] = {

	F(48000000,  P_XO,         1, 0, 0),

	F(200000000, P_FEPLL200,   1, 0, 0),

	F(384000000, P_DDRPLLAPSS, 1, 0, 0),

	F(413000000, P_DDRPLLAPSS, 1, 0, 0),

	F(448000000, P_DDRPLLAPSS, 1, 0, 0),

	F(488000000, P_DDRPLLAPSS, 1, 0, 0),

	F(500000000, P_FEPLL500,   1, 0, 0),

	F(626000000, P_DDRPLLAPSS, 1, 0, 0),

	F(512000000, P_DDRPLLAPSS, 1, 0, 0),

	F(537000000, P_DDRPLLAPSS, 1, 0, 0),

	F(565000000, P_DDRPLLAPSS, 1, 0, 0),

	F(597000000, P_DDRPLLAPSS, 1, 0, 0),

	F(632000000, P_DDRPLLAPSS, 1, 0, 0),

	F(672000000, P_DDRPLLAPSS, 1, 0, 0),

	F(716000000, P_DDRPLLAPSS, 1, 0, 0),

	{ }

};