Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2e2e3c7f authored by Monk Liu's avatar Monk Liu Committed by Alex Deucher
Browse files

drm/amdgpu:enable MCBP for SR-IOV (v2) 



Apply the new IB during IB emit for SRIOV with MCBP

v2: agd: use define instead of magic number

Signed-off-by: default avatarMonk Liu <Monk.Liu@amd.com>
Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 9ccd52eb

drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c

+3 −0
Original line number Diff line number Diff line
@@ -6564,6 +6564,9 @@ static void gfx_v8_0_ring_emit_ib_gfx(struct amdgpu_ring *ring, 


	control |= ib->length_dw | (vm_id << 24);



	if (amdgpu_sriov_vf(ring->adev) && ib->flags & AMDGPU_IB_FLAG_PREEMPT)

		control |= INDIRECT_BUFFER_PRE_ENB(1);



	amdgpu_ring_write(ring, header);

	amdgpu_ring_write(ring,

#ifdef __BIG_ENDIAN

drivers/gpu/drm/amd/amdgpu/vid.h

+1 −0
Original line number Diff line number Diff line
@@ -195,6 +195,7 @@ 
		 * 1 - Stream

		 * 2 - Bypass

		 */

#define     INDIRECT_BUFFER_PRE_ENB(x)		 ((x) << 21)

#define	PACKET3_COPY_DATA				0x40

#define	PACKET3_PFP_SYNC_ME				0x42

#define	PACKET3_SURFACE_SYNC				0x43