Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1dd7a3e7 authored by Rodrigo Vivi's avatar Rodrigo Vivi Committed by Jani Nikula
Browse files

drm/i915/cnl: Add slice and subslice information to debugfs. 



A missing part to EU slice power gating is the
debugfs interface. This patch actually should have been
squashed to the initial EU slice power gating one.

v2: Initial patch was merged without this part.

Fixes: c7ae7e9a ("drm/i915/cnl: Configure EU slice power gating.")
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: default avatarJoonas Lahtinen <joonas.lahtinen@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20170809200702.11236-1-rodrigo.vivi@intel.com


(cherry picked from commit 7ea1adf3)
Signed-off-by: default avatarJani Nikula <jani.nikula@intel.com>
parent a0125a93

drivers/gpu/drm/i915/i915_debugfs.c

+1 −1
Original line number Diff line number Diff line
@@ -4580,7 +4580,7 @@ static void gen9_sseu_device_status(struct drm_i915_private *dev_priv, 


		sseu->slice_mask |= BIT(s);



		if (IS_GEN9_BC(dev_priv))

		if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv))

			sseu->subslice_mask =

				INTEL_INFO(dev_priv)->sseu.subslice_mask;