Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1cadb0c3 authored by Tony Lindgren's avatar Tony Lindgren
Browse files

Revert "ARM: dts: dra7: Add properties to enable PCIe x2 lane mode" 



This reverts commit 4ece93c0.

The device tree binding for these is still being discussed.

Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 956979a9

arch/arm/boot/dts/dra7.dtsi

+0 −4
Original line number Diff line number Diff line
@@ -320,8 +320,6 @@ 
				ti,hwmods = "pcie1";

				phys = <&pcie1_phy>;

				phy-names = "pcie-phy0";

				ti,syscon-lane-conf = <&scm_conf 0x558>;

				ti,syscon-lane-sel = <&scm_conf_pcie 0x18>;

				interrupt-map-mask = <0 0 0 7>;

				interrupt-map = <0 0 0 1 &pcie1_intc 1>,

						<0 0 0 2 &pcie1_intc 2>,
@@ -346,8 +344,6 @@ 
				phys = <&pcie1_phy>;

				phy-names = "pcie-phy0";

				ti,syscon-unaligned-access = <&scm_conf1 0x14 2>;

				ti,syscon-lane-conf = <&scm_conf 0x558>;

				ti,syscon-lane-sel = <&scm_conf_pcie 0x18>;

				status = "disabled";

			};

		};