Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd2cdba9 authored by Chandana Kishori Chiluveru's avatar Chandana Kishori Chiluveru Committed by Tushar Nimkar
Browse files

ARM: dts: msm: Add support for UART console on sdxlemur target 

Add devicetree node to support UART console on sdxlemur target for
console logs and executing shell commands.

Change-Id: I7cf3ea43ef04392d5651f0b66eb1ef5eedfdb2c0
parent 05f34477

qcom/sdxlemur-pinctrl.dtsi

+26 −0
Original line number Original line Diff line number Diff line
@@ -12,5 +12,31 @@ 
		interrupt-controller;

		interrupt-controller;

		interrupt-parent = <&intc>;

		interrupt-parent = <&intc>;

		#interrupt-cells = <2>;

		#interrupt-cells = <2>;



		uart3_console_active: uart3_console_active {

			mux {

				pins = "gpio8", "gpio9";

				function = "blsp_uart3";

			};



			config {

				pins = "gpio8", "gpio9";

				drive-strength = <2>;

				bias-disable;

				};

			};



		uart3_console_sleep: uart3_console_sleep {

			mux {

				pins = "gpio8", "gpio9";

				function = "blsp_uart3";

			};



			config {

				pins = "gpio8", "gpio9";

				drive-strength = <2>;

				bias-disable;

			};

		};

	};

	};

};
 
};

qcom/sdxlemur.dtsi

+13 −0
Original line number Original line Diff line number Diff line
@@ -248,6 +248,19 @@ 
		#reset-cells = <1>;

		#reset-cells = <1>;

	};

	};





	serial_uart: serial@831000 {

		compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";

		reg = <0x831000 0x200>;

		interrupts = <0 26 0>;

		clocks = <&gcc GCC_BLSP1_UART3_APPS_CLK>,

			 <&gcc GCC_BLSP1_AHB_CLK>;

		clock-names = "core", "iface";

		pinctrl-names = "default", "sleep";

		pinctrl-0 = <&uart3_console_active>;

		pinctrl-1 = <&uart3_console_sleep>;

		status = "ok";

	};



	apsscc: clock-controller@17808000 {

	apsscc: clock-controller@17808000 {

		compatible = "qcom,dummycc";

		compatible = "qcom,dummycc";

		clock-output-names = "apsscc_clocks";

		clock-output-names = "apsscc_clocks";