Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e7ae0751 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add device node for llcc node on SDMSHRIKE"

parents 50383ed3 c97537f9

bindings/arm/msm/qcom,llcc.txt

+2 −1
Original line number Diff line number Diff line
@@ -13,7 +13,8 @@ Properties: 
	Value type: <string>

	Definition: must be "qcom,sdm845-llcc" or "qcom,lahaina-llcc"

	            or "qcom,shima-llcc" or "qcom,sdxlemur-llcc"

	            or "qcom,yupik-llcc"

	            or "qcom,yupik-llcc" or "qcom,sm8150-llcc"

		    or "qcom,sdmshrike-llcc"

		    "qcom,llcc-v2" must be appended for V2 hardware.



- reg:

qcom/sdmshrike.dtsi

+7 −0
Original line number Diff line number Diff line
@@ -621,6 +621,13 @@ 
		};

	};



	cache-controller@9200000 {

		compatible = "qcom,sdmshrike-llcc";

		reg = <0x9200000 0x1d0000> , <0x9600000 0x50000>;

		reg-names = "llcc_base", "llcc_broadcast_base";

		cap-based-alloc-and-pwr-collapse;

	};



	qcom,msm-imem@146bf000 {

		compatible = "qcom,msm-imem";

		reg = <0x146bf000 0x1000>;

qcom/sm8150.dtsi

+7 −0
Original line number Diff line number Diff line
@@ -1950,6 +1950,13 @@ 
		qcom,firmware-name = "venus";

		memory-region = <&pil_video_mem>;

	};



	cache-controller@9200000 {

		compatible = "qcom,sm8150-llcc";

		reg = <0x9200000 0x1d0000> , <0x9600000 0x50000>;

		reg-names = "llcc_base", "llcc_broadcast_base";

		cap-based-alloc-and-pwr-collapse;

	};

};



&firmware {