Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e2030525 authored by Sivan Reinstein's avatar Sivan Reinstein
Browse files

msm: gsi: add gsi profiling stats registers



Add GSI profiling stats register addresses

Change-Id: I38f5a27e97430e7597ab1bdc2141303add59dbb0
Acked-by: default avatarNadav Levintov <nadavl@qti.qualcomm.com>
Signed-off-by: default avatarSivan Reinstein <sivanr@codeaurora.org>
parent 613398d2
Loading
Loading
Loading
Loading
+41 −0
Original line number Diff line number Diff line
@@ -1251,4 +1251,45 @@
#define GSI_EE_n_GSI_CH_k_SCRATCH_4_OFFS(k, n) \
	(GSI_GSI_REG_BASE_OFFS + 0x0000f040 + 0x4000 * (n) + 0x80 * (k))


#define GSI_GSI_MCS_PROFILING_BP_CNT_LSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x0000185c)
#define GSI_GSI_MCS_PROFILING_BP_CNT_LSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_BP_CNT_LSB_SHFT 0x0

#define GSI_GSI_MCS_PROFILING_BP_CNT_MSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x00001860)
#define GSI_GSI_MCS_PROFILING_BP_CNT_MSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_BP_CNT_MSB_SHFT 0x0

#define GSI_GSI_MCS_PROFILING_BP_AND_PENDING_CNT_LSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x00001864)
#define GSI_GSI_MCS_PROFILING_BP_AND_PENDING_CNT_LSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_BP_AND_PENDING_CNT_LSB_SHFT 0x0

#define GSI_GSI_MCS_PROFILING_BP_AND_PENDING_CNT_MSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x00001868)
#define GSI_GSI_MCS_PROFILING_BP_AND_PENDING_CNT_MSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_BP_AND_PENDING_CNT_MSB_SHFT 0x0

#define GSI_GSI_MCS_PROFILING_MCS_BUSY_CNT_LSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x0000186c)
#define GSI_GSI_MCS_PROFILING_MCS_BUSY_CNT_LSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_MCS_BUSY_CNT_LSB_SHFT 0x0

#define GSI_GSI_MCS_PROFILING_MCS_BUSY_CNT_MSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x00001870)
#define GSI_GSI_MCS_PROFILING_MCS_BUSY_CNT_MSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_MCS_BUSY_CNT_MSB_SHFT 0x0

#define GSI_GSI_MCS_PROFILING_MCS_IDLE_CNT_LSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x00001874)
#define GSI_GSI_MCS_PROFILING_MCS_IDLE_CNT_LSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_MCS_IDLE_CNT_LSB_SHFT 0x0

#define GSI_GSI_MCS_PROFILING_MCS_IDLE_CNT_MSB_OFFS \
	(GSI_GSI_REG_BASE_OFFS + 0x00001878)
#define GSI_GSI_MCS_PROFILING_MCS_IDLE_CNT_MSB_RMSK 0xffffffff
#define GSI_GSI_MCS_PROFILING_MCS_IDLE_CNT_MSB_SHFT 0x0

#endif /* __GSI_REG_V1_H__ */