Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit db9c4a1e authored by John Crispin's avatar John Crispin Committed by Stephen Boyd
Browse files

clk: mediatek: add mt2701 ethernet reset



The ethernet clock core has a reset register that is currently not exposed
to the user. Fix this by adding the missing registration code.

Signed-off-by: default avatarJohn Crispin <john@phrozen.org>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent de000a88
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment