Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d3a93cbe authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Always use GEN8_RING_PDP_{LDW, UDW} instead of hand rolling the register offsets 



Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarJani Nikula <jani.nikula@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 7e435ad2

drivers/gpu/drm/i915/i915_debugfs.c

+2 −3
Original line number Original line Diff line number Diff line
@@ -2231,10 +2231,9 @@ static void gen8_ppgtt_info(struct seq_file *m, struct drm_device *dev) 
	for_each_ring(ring, dev_priv, unused) {

	for_each_ring(ring, dev_priv, unused) {

		seq_printf(m, "%s\n", ring->name);

		seq_printf(m, "%s\n", ring->name);

		for (i = 0; i < 4; i++) {

		for (i = 0; i < 4; i++) {

			u32 offset = 0x270 + i * 8;

			u64 pdp = I915_READ(GEN8_RING_PDP_UDW(ring, i));

			u64 pdp = I915_READ(ring->mmio_base + offset + 4);

			pdp <<= 32;

			pdp <<= 32;

			pdp |= I915_READ(ring->mmio_base + offset);

			pdp |= I915_READ(GEN8_RING_PDP_LDW(ring, i));

			seq_printf(m, "\tPDP%d 0x%016llx\n", i, pdp);

			seq_printf(m, "\tPDP%d 0x%016llx\n", i, pdp);

		}

		}

	}

	}