Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c9cd7422 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "clk: qcom: gpucc: Update the PLL 2x frequency"

parents 8998b097 d06d88cb

drivers/clk/qcom/gpucc-holi.c

+7 −7
Original line number Diff line number Diff line
@@ -200,13 +200,13 @@ static struct clk_rcg2 gpu_cc_gmu_clk_src = { 
};



static const struct freq_tbl ftbl_gpu_cc_gx_gfx3d_clk_src[] = {

	F(253000000, P_GPU_CC_PLL0_OUT_EVEN, 1, 0, 0),

	F(355000000, P_GPU_CC_PLL0_OUT_EVEN, 1, 0, 0),

	F(430000000, P_GPU_CC_PLL0_OUT_EVEN, 1, 0, 0),

	F(565000000, P_GPU_CC_PLL0_OUT_EVEN, 1, 0, 0),

	F(650000000, P_GPU_CC_PLL0_OUT_EVEN, 1, 0, 0),

	F(800000000, P_GPU_CC_PLL0_OUT_EVEN, 1, 0, 0),

	F(875000000, P_GPU_CC_PLL0_OUT_EVEN, 1, 0, 0),

	F(253000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),

	F(355000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),

	F(430000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),

	F(565000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),

	F(650000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),

	F(800000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),

	F(875000000, P_GPU_CC_PLL0_OUT_EVEN, 2, 0, 0),

	{ }

};