Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c7592266 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add UFS ICE HW controlled clock for yupik"

parents 7dbf8a50 b9792030

qcom/yupik.dtsi

+3 −0
Original line number Diff line number Diff line
@@ -1303,6 +1303,7 @@ 
			"iface_clk",

			"core_clk_unipro",

			"core_clk_ice",

			"core_clk_ice_hw_ctl",

			"ref_clk",

			"tx_lane0_sync_clk",

			"rx_lane0_sync_clk",
@@ -1313,6 +1314,7 @@ 
			<&gcc GCC_UFS_PHY_AHB_CLK>,

			<&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>,

			<&gcc GCC_UFS_PHY_ICE_CORE_CLK>,

			<&gcc GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK>,

			<&rpmhcc RPMH_CXO_CLK>,

			<&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,

			<&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
@@ -1323,6 +1325,7 @@ 
			<0 0>,

			<75000000 300000000>,

			<75000000 300000000>,

			<75000000 300000000>,

			<0 0>,

			<0 0>,

			<0 0>,