Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c58e4a4f authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Correct GCC clocks for UART instances"

parents 052802b7 20787497

qcom/sdxlemur-blsp.dtsi

+5 −5
Original line number Diff line number Diff line
@@ -385,7 +385,7 @@ 


		clock-names = "iface_clk", "core_clk";

		clocks = <&gcc GCC_BLSP1_AHB_CLK>,

			<&gcc GCC_BLSP1_UART1_APPS_CLK>;

			<&gcc GCC_BLSP1_UART2_APPS_CLK>;

		pinctrl-names = "sleep", "default";

		pinctrl-0 = <&blsp1_uart2a_tx_sleep>,

			<&blsp1_uart2a_rxcts_sleep>, <&blsp1_uart2a_rfr_sleep>;
@@ -421,7 +421,7 @@ 


		clock-names = "iface_clk", "core_clk";

		clocks = <&gcc GCC_BLSP1_AHB_CLK>,

			<&gcc GCC_BLSP1_UART1_APPS_CLK>;

			<&gcc GCC_BLSP1_UART2_APPS_CLK>;

		pinctrl-names = "sleep", "default";

		pinctrl-0 = <&blsp1_uart2b_tx_sleep>,<&blsp1_uart2b_rx_sleep>,

			<&blsp1_uart2b_cts_sleep>, <&blsp1_uart2b_rfr_sleep>;
@@ -457,7 +457,7 @@ 


		clock-names = "iface_clk", "core_clk";

		clocks = <&gcc GCC_BLSP1_AHB_CLK>,

			<&gcc GCC_BLSP1_UART1_APPS_CLK>;

			<&gcc GCC_BLSP1_UART3_APPS_CLK>;

		pinctrl-names = "sleep", "default";

		pinctrl-0 = <&blsp1_uart3_tx_sleep>,

			<&blsp1_uart3_rxcts_sleep>, <&blsp1_uart3_rfr_sleep>;
@@ -493,7 +493,7 @@ 


		clock-names = "iface_clk", "core_clk";

		clocks = <&gcc GCC_BLSP1_AHB_CLK>,

			<&gcc GCC_BLSP1_UART1_APPS_CLK>;

			<&gcc GCC_BLSP1_UART4_APPS_CLK>;

		pinctrl-names = "sleep", "default";

		pinctrl-0 = <&blsp1_uart4a_tx_sleep>,

			<&blsp1_uart4a_rxcts_sleep>, <&blsp1_uart4a_rfr_sleep>;
@@ -529,7 +529,7 @@ 


		clock-names = "iface_clk", "core_clk";

		clocks = <&gcc GCC_BLSP1_AHB_CLK>,

			<&gcc GCC_BLSP1_UART1_APPS_CLK>;

			<&gcc GCC_BLSP1_UART4_APPS_CLK>;

		pinctrl-names = "sleep", "default";

		pinctrl-0 = <&blsp1_uart4b_tx_sleep>,

			<&blsp1_uart4b_rxcts_sleep>, <&blsp1_uart4b_rfr_sleep>;