Loading qcom/msm-arm-smmu-lahaina.dtsi +10 −0 Original line number Diff line number Diff line Loading @@ -13,6 +13,8 @@ #size-cells = <1>; #address-cells = <1>; ranges; qcom,regulator-names = "vdd"; vdd-supply = <&gpu_cc_cx_gdsc>; clocks = <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>, <&clock_gcc GCC_GPU_SNOC_DVM_GFX_CLK>, Loading Loading @@ -193,6 +195,8 @@ <0x15182210 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0x800 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>; interconnects = <&mmss_noc MASTER_MDP0 &mc_virt SLAVE_EBI1>; }; Loading @@ -203,6 +207,8 @@ <0x15182218 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0xc00 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc>; interconnects = <&mmss_noc MASTER_MDP0 &mc_virt SLAVE_EBI1>; }; Loading Loading @@ -253,6 +259,8 @@ <0x15182240 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0x2000 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc>; interconnects = <&mmss_noc MASTER_CAMNOC_SF &mc_virt SLAVE_EBI1>; }; Loading @@ -263,6 +271,8 @@ <0x15182248 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0x2400 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc>; interconnects = <&mmss_noc MASTER_CAMNOC_SF &mc_virt SLAVE_EBI1>; }; Loading Loading
qcom/msm-arm-smmu-lahaina.dtsi +10 −0 Original line number Diff line number Diff line Loading @@ -13,6 +13,8 @@ #size-cells = <1>; #address-cells = <1>; ranges; qcom,regulator-names = "vdd"; vdd-supply = <&gpu_cc_cx_gdsc>; clocks = <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>, <&clock_gcc GCC_GPU_SNOC_DVM_GFX_CLK>, Loading Loading @@ -193,6 +195,8 @@ <0x15182210 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0x800 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>; interconnects = <&mmss_noc MASTER_MDP0 &mc_virt SLAVE_EBI1>; }; Loading @@ -203,6 +207,8 @@ <0x15182218 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0xc00 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc>; interconnects = <&mmss_noc MASTER_MDP0 &mc_virt SLAVE_EBI1>; }; Loading Loading @@ -253,6 +259,8 @@ <0x15182240 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0x2000 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc>; interconnects = <&mmss_noc MASTER_CAMNOC_SF &mc_virt SLAVE_EBI1>; }; Loading @@ -263,6 +271,8 @@ <0x15182248 0x8>; reg-names = "base", "status-reg"; qcom,stream-id-range = <0x2400 0x400>; qcom,regulator-names = "vdd"; vdd-supply = <&gcc_hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc>; interconnects = <&mmss_noc MASTER_CAMNOC_SF &mc_virt SLAVE_EBI1>; }; Loading