Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ab0cb022 authored by Paul Hsieh's avatar Paul Hsieh Committed by Alex Deucher
Browse files

drm/amd/display: VBIOS can't be light up HDMI when restart system 



[Why]
VBIOS will not post pixel rate > 340MHz.
If driver set pixel rate > 340MHz and do restart bottom, VBIOS can't
post HDMI monitor due to monitor is stay in HDMI2.0 state.

[How]
Program Scrambling_Enable and TMDS_Bit_Clock_Ratio when disable stream.

Signed-off-by: default avatarPaul Hsieh <paul.hsieh@amd.com>
Reviewed-by: default avatarCharlene Liu <Charlene.Liu@amd.com>
Acked-by: default avatarBhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Acked-by: default avatarHarry Wentland <Harry.Wentland@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent db64a2f4

drivers/gpu/drm/amd/display/dc/core/dc_link.c

+6 −0
Original line number Diff line number Diff line
@@ -2660,12 +2660,18 @@ void core_link_enable_stream( 
void core_link_disable_stream(struct pipe_ctx *pipe_ctx, int option)

{

	struct dc  *core_dc = pipe_ctx->stream->ctx->dc;

	struct dc_stream_state *stream = pipe_ctx->stream;



	core_dc->hwss.blank_stream(pipe_ctx);



	if (pipe_ctx->stream->signal == SIGNAL_TYPE_DISPLAY_PORT_MST)

		deallocate_mst_payload(pipe_ctx);



	if (dc_is_hdmi_signal(pipe_ctx->stream->signal))

		dal_ddc_service_write_scdc_data(

			stream->link->ddc, 0,

			stream->timing.flags.LTE_340MCSC_SCRAMBLE);



	core_dc->hwss.disable_stream(pipe_ctx, option);



	disable_link(pipe_ctx->stream->link, pipe_ctx->stream->signal);