Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a93d54d8 authored by Rex Zhu's avatar Rex Zhu Committed by Alex Deucher
Browse files

Revert "drm/amd/powerplay: workaround issue that when uvd dpm disabled," 



This reverts commit <2ded8c7f04825bc5cde2624f6aa83f1ff62672c0>

As we enabled bypass mode for uvd on polaris10 when clockgating.
so no need to set uvd clock manually.

Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: default avatarChristian <König&lt;christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 0a6abefe

drivers/gpu/drm/amd/amdgpu/amdgpu_uvd.c

+0 −4
Original line number Original line Diff line number Diff line
@@ -1106,10 +1106,6 @@ static void amdgpu_uvd_idle_work_handler(struct work_struct *work) 
	if (fences == 0 && handles == 0) {

	if (fences == 0 && handles == 0) {

		if (adev->pm.dpm_enabled) {

		if (adev->pm.dpm_enabled) {

			amdgpu_dpm_enable_uvd(adev, false);

			amdgpu_dpm_enable_uvd(adev, false);

			/* just work around for uvd clock remain high even

			 * when uvd dpm disabled on Polaris10 */

			if (adev->asic_type == CHIP_POLARIS10)

				amdgpu_asic_set_uvd_clocks(adev, 0, 0);

		} else {

		} else {

			amdgpu_asic_set_uvd_clocks(adev, 0, 0);

			amdgpu_asic_set_uvd_clocks(adev, 0, 0);

		}

		}