Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 861118d6 authored by Xiaoyao Li's avatar Xiaoyao Li Committed by Greg Kroah-Hartman
Browse files

perf/x86/intel/pt: Fix mask of num_address_ranges 



[ Upstream commit c53c6b7409f4cd9e542991b53d597fbe2751d7db ]

Per SDM, bit 2:0 of CPUID(0x14,1).EAX[2:0] reports the number of
configurable address ranges for filtering, not bit 1:0.

Signed-off-by: default avatarXiaoyao Li <xiaoyao.li@intel.com>
Signed-off-by: default avatarPeter Zijlstra (Intel) <peterz@infradead.org>
Acked-by: default avatarAlexander Shishkin <alexander.shishkin@linux.intel.com>
Link: https://lkml.kernel.org/r/20210824040622.4081502-1-xiaoyao.li@intel.com


Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 40d23de5

arch/x86/events/intel/pt.c

+1 −1
Original line number Diff line number Diff line
@@ -62,7 +62,7 @@ static struct pt_cap_desc { 
	PT_CAP(single_range_output,	0, CPUID_ECX, BIT(2)),

	PT_CAP(output_subsys,		0, CPUID_ECX, BIT(3)),

	PT_CAP(payloads_lip,		0, CPUID_ECX, BIT(31)),

	PT_CAP(num_address_ranges,	1, CPUID_EAX, 0x3),

	PT_CAP(num_address_ranges,	1, CPUID_EAX, 0x7),

	PT_CAP(mtc_periods,		1, CPUID_EAX, 0xffff0000),

	PT_CAP(cycle_thresholds,	1, CPUID_EBX, 0xffff),

	PT_CAP(psb_periods,		1, CPUID_EBX, 0xffff0000),