Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7eba413c authored by Maciej Purski's avatar Maciej Purski Committed by Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Use labels instead of full paths in exynos4210-universal_c210 



Extend camera, fimc, mct and sysram nodes by labels, not by full path in
Exynos 4210 Universal C210 board.  This avoids error-prone redefinition
of nodes.

Signed-off-by: default avatarMaciej Purski <m.purski@samsung.com>
Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 0f895e4e

arch/arm/boot/dts/exynos4210-universal_c210.dts

+58 −57
Original line number Diff line number Diff line
@@ -28,24 +28,6 @@ 
		stdout-path = &serial_2;

	};



	sysram@2020000 {

		smp-sysram@0 {

			status = "disabled";

		};



		smp-sysram@5000 {

			compatible = "samsung,exynos4210-sysram";

			reg = <0x5000 0x1000>;

		};



		smp-sysram@1f000 {

			status = "disabled";

		};

	};



	mct@10050000 {

		compatible = "none";

	};



	fixed-rate-clocks {

		xxti {
@@ -173,45 +155,6 @@ 
		};

	};



	camera {

		status = "okay";



		pinctrl-names = "default";

		pinctrl-0 = <>;



		fimc_0: fimc@11800000 {

			status = "okay";

			assigned-clocks = <&clock CLK_MOUT_FIMC0>,

					<&clock CLK_SCLK_FIMC0>;

			assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

			assigned-clock-rates = <0>, <160000000>;

		};



		fimc_1: fimc@11810000 {

			status = "okay";

			assigned-clocks = <&clock CLK_MOUT_FIMC1>,

					<&clock CLK_SCLK_FIMC1>;

			assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

			assigned-clock-rates = <0>, <160000000>;

		};



		fimc_2: fimc@11820000 {

			status = "okay";

			assigned-clocks = <&clock CLK_MOUT_FIMC2>,

					<&clock CLK_SCLK_FIMC2>;

			assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

			assigned-clock-rates = <0>, <160000000>;

		};



		fimc_3: fimc@11830000 {

			status = "okay";

			assigned-clocks = <&clock CLK_MOUT_FIMC3>,

					<&clock CLK_SCLK_FIMC3>;

			assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

			assigned-clock-rates = <0>, <160000000>;

		};

	};



	hdmi_en: voltage-regulator-hdmi-5v {

		compatible = "regulator-fixed";

		regulator-name = "HDMI_5V";
@@ -234,6 +177,13 @@ 
	};

};



&camera {

	status = "okay";



	pinctrl-names = "default";

	pinctrl-0 = <>;

};



&cpu0 {

	cpu0-supply = <&vdd_arm_reg>;

};
@@ -250,6 +200,38 @@ 
	vbus-supply = <&safeout1_reg>;

};



&fimc_0 {

	status = "okay";

	assigned-clocks = <&clock CLK_MOUT_FIMC0>,

			  <&clock CLK_SCLK_FIMC0>;

	assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

	assigned-clock-rates = <0>, <160000000>;

};



&fimc_1 {

	status = "okay";

	assigned-clocks = <&clock CLK_MOUT_FIMC1>,

			  <&clock CLK_SCLK_FIMC1>;

	assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

	assigned-clock-rates = <0>, <160000000>;

};



&fimc_2 {

	status = "okay";

	assigned-clocks = <&clock CLK_MOUT_FIMC2>,

			  <&clock CLK_SCLK_FIMC2>;

	assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

	assigned-clock-rates = <0>, <160000000>;

};



&fimc_3 {

	status = "okay";

	assigned-clocks = <&clock CLK_MOUT_FIMC3>,

			  <&clock CLK_SCLK_FIMC3>;

	assigned-clock-parents = <&clock CLK_SCLK_MPLL>;

	assigned-clock-rates = <0>, <160000000>;

};



&fimd {

	pinctrl-0 = <&lcd_clk>, <&lcd_data24>;

	pinctrl-names = "default";
@@ -501,6 +483,10 @@ 
	status = "okay";

};



&mct {

	compatible = "none";

};



&mdma1 {

	reg = <0x12840000 0x1000>;

};
@@ -579,3 +565,18 @@ 
	/delete-property/dmas;

	/delete-property/dma-names;

};



&sysram {

	smp-sysram@0 {

		status = "disabled";

	};



	smp-sysram@5000 {

		compatible = "samsung,exynos4210-sysram";

		reg = <0x5000 0x1000>;

	};



	smp-sysram@1f000 {

		status = "disabled";

	};

};