Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6b84a80d authored by Vivek Pernamitta's avatar Vivek Pernamitta
Browse files

ARM: dts: msm: Use PCIe_MSI for Shima 

This reverts commit a986821e.
Commit a986821e ("Revert "ARM: dts: msm: Use PCIe_MSI
for Shima"") reverted the MSI changes due to there
are pending MSI interrupts in PCIe DRV suspend state from
device, which caused NOC error when host try to read MSI
status register. Re-enabled the MSI changes as there
is an changes made in ADSP side to check any pending
interrupts before entering L1SS sleep.

Change-Id: I6faa18002395d3b100e12362446da96ddb5b29ee
parent 8f4c1d00

qcom/shima-pcie.dtsi

+10 −1
Original line number Diff line number Diff line
@@ -33,7 +33,7 @@ 
				0 0 0 3 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH

				0 0 0 4 &intc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;



		msi-parent = <&pcie0_msi>;

		msi-parent = <&pcie0_msi_snps>;



		perst-gpio = <&tlmm 94 0>;

		wake-gpio = <&tlmm 96 0>;
@@ -194,6 +194,15 @@ 
		};

	};



	pcie0_msi_snps: qcom,pcie0_msi@a0000000 {

		compatible = "qcom,pci-msi";

		msi-controller;

		reg = <0xa0000000 0x0>;

		interrupt-parent = <&intc>;

		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;

		qcom,snps;

	};



	pcie0_msi: qcom,pcie0_msi@17a10040 {

		compatible = "qcom,pci-msi";

		msi-controller;