Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6a9695b8 authored by Saurabh Ambulkar's avatar Saurabh Ambulkar Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Fix DDR OPP table entries 

DDR OPP table entries were missing the opp-supported-hw
property. Add the missing property.

Change-Id: I46608517649ef5620ab7e5f4f8933989368de169
parent d18e1e27

qcom/sm6150.dtsi

+10 −10
Original line number Diff line number Diff line
@@ -593,16 +593,16 @@ 


	ddr_bw_opp_table: ddr-bw-opp-table {

		compatible = "operating-points-v2";

		BW_OPP_ENTRY( 200, 4); /*  762 MB/s */

		BW_OPP_ENTRY( 300, 4); /* 1144 MB/s */

		BW_OPP_ENTRY( 451, 4); /* 1720 MB/s */

		BW_OPP_ENTRY( 547, 4); /* 2086 MB/s */

		BW_OPP_ENTRY( 681, 4); /* 2597 MB/s */

		BW_OPP_ENTRY( 768, 4); /* 2929 MB/s */

		BW_OPP_ENTRY(1017, 4); /* 3879 MB/s */

		BW_OPP_ENTRY(1353, 4); /* 5161 MB/s */

		BW_OPP_ENTRY(1555, 4); /* 5931 MB/s */

		BW_OPP_ENTRY(1804, 4); /* 6881 MB/s */

		BW_OPP_ENTRY_DDR( 200, 4, 0x80); /*  762 MB/s */

		BW_OPP_ENTRY_DDR( 300, 4, 0x80); /* 1144 MB/s */

		BW_OPP_ENTRY_DDR( 451, 4, 0x80); /* 1720 MB/s */

		BW_OPP_ENTRY_DDR( 547, 4, 0x80); /* 2086 MB/s */

		BW_OPP_ENTRY_DDR( 681, 4, 0x80); /* 2597 MB/s */

		BW_OPP_ENTRY_DDR( 768, 4, 0x80); /* 2929 MB/s */

		BW_OPP_ENTRY_DDR(1017, 4, 0x80); /* 3879 MB/s */

		BW_OPP_ENTRY_DDR(1353, 4, 0x80); /* 5161 MB/s */

		BW_OPP_ENTRY_DDR(1555, 4, 0x80); /* 5931 MB/s */

		BW_OPP_ENTRY_DDR(1804, 4, 0x80); /* 6881 MB/s */

	};



	cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {