Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 62e6a8f4 authored by Paras Sharma's avatar Paras Sharma
Browse files

PCI: Disable L0s support for SDX65 with QPS615 on CPE platform



NoC timeout issues are seen with HSP attach over QPS615 switch while
IPA is accessing HSP specific registers.

At the time of issue link state from PARF register dump showed that
link is in L0s.

So, disable the L0s state as a work-around
(vetted by hardware verification team) and this change should have
minimum power impact.

Change-Id: I21ddffdc69d83ece01ac8546c22b50b450cc6ed5
Signed-off-by: default avatarParas Sharma <quic_parass@quicinc.com>
parent 4421fcf0
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment