Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 171bedcc authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add interconnect l3 epss devices for Lahaina"

parents cc531b42 5d97af31

qcom/lahaina.dtsi

+19 −0
Original line number Diff line number Diff line
@@ -6,6 +6,7 @@ 
#include <dt-bindings/clock/qcom,rpmh.h>

#include <dt-bindings/clock/qcom,videocc-lahaina.h>

#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/interconnect/qcom,epss-l3.h>

#include <dt-bindings/interconnect/qcom,lahaina.h>

#include <dt-bindings/soc/qcom,ipcc.h>

#include <dt-bindings/soc/qcom,rpmh-rsc.h>
@@ -959,6 +960,24 @@ 
		qcom,bcm-voters = <&apps_bcm_voter>;

	};



	epss_l3_shared: l3_shared@18590000 {

		reg = <0x18590000 0x1000>;

		compatible = "qcom,lahaina-epss-l3-shared";

		#interconnect-cells = <1>;

		clock-names = "xo", "alternate";

		clocks = <&clock_rpmh RPMH_CXO_CLK>,

			<&clock_gcc GCC_GPLL0>;

	};



	epss_l3_cpu: l3_cpu@18590000 {

		reg = <0x18590000 0x4000>;

		compatible = "qcom,lahaina-epss-l3-cpu";

		#interconnect-cells = <1>;

		clock-names = "xo", "alternate";

		clocks = <&clock_rpmh RPMH_CXO_CLK>,

			<&clock_gcc GCC_GPLL0>;

	};



	pil_scm_pas {

		compatible = "qcom,pil-tz-scm-pas";

		interconnects = <&aggre2_noc MASTER_CRYPTO &mc_virt SLAVE_EBI1>;