Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f4daadb9 authored by Praveen Kurapati's avatar Praveen Kurapati
Browse files

ARM: dts: msm: Enable SMMU stage-1 for lagoon 

This change enables SMMU stage-1 for IPA on the lagoon
target.

Change-Id: I060e0317d497be3977f16187efa3cb01af487f3e
parent d2fe4d02

qcom/lagoon.dtsi

+2 −3
Original line number Diff line number Diff line
@@ -3922,7 +3922,7 @@ 
		qcom,iommu-dma-addr-pool = <0x20000000 0x40000000>;

		/* modem tables in IMEM */

		qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;

		qcom,iommu-dma = "bypass";

		qcom,iommu-dma = "fastmap";

		qcom,ipa-q6-smem-size = <26624>;

	};
@@ -3931,14 +3931,13 @@ 
		iommus = <&apps_smmu 0x0441 0x0>;

		/* ipa-uc ram */

		qcom,additional-mapping = <0x1ea0000 0x1ea0000 0x80000>;

		qcom,iommu-dma = "bypass";

		qcom,iommu-dma = "fastmap";

	};



	ipa_smmu_uc: ipa_smmu_uc {

		compatible = "qcom,ipa-smmu-uc-cb";

		iommus = <&apps_smmu 0x0442 0x0>;

		qcom,iommu-dma-addr-pool = <0x40000000 0x20000000>;

		qcom,iommu-dma = "bypass";

	};

};