Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cdaf6417 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman
Browse files

ARM: dts: r8a73a4: Remove unit-addresses and regs from integrated caches



The Cortex-A15/A7 cache controllers are integrated controllers, and thus
the device nodes representing them should not have unit-addresses or reg
properties.

Fixes: b0da45c6 ("ARM: dts: r8a73a4: Fix W=1 dtc warnings")
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 9ed2d4bc
Loading
Loading
Loading
Loading
+2 −4
Original line number Diff line number Diff line
@@ -32,18 +32,16 @@
			next-level-cache = <&L2_CA15>;
		};

		L2_CA15: cache-controller@0 {
		L2_CA15: cache-controller-0 {
			compatible = "cache";
			reg = <0>;
			clocks = <&cpg_clocks R8A73A4_CLK_Z>;
			power-domains = <&pd_a3sm>;
			cache-unified;
			cache-level = <2>;
		};

		L2_CA7: cache-controller@100 {
		L2_CA7: cache-controller-1 {
			compatible = "cache";
			reg = <0x100>;
			clocks = <&cpg_clocks R8A73A4_CLK_Z2>;
			power-domains = <&pd_a3km>;
			cache-unified;