Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit cc1bb66f authored by Rex Zhu's avatar Rex Zhu Committed by Alex Deucher
Browse files

drm/amd/pp: Export new smu message for PCC feature on Vega10 



used to set PccThrottleLevel and PccResidencyThreshold

Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent ada6770e

drivers/gpu/drm/amd/powerplay/inc/smu9.h

+2 −2
Original line number Diff line number Diff line
@@ -58,7 +58,7 @@ 
#define FEATURE_FAST_PPT_BIT            26

#define FEATURE_GFX_EDC_BIT             27

#define FEATURE_ACG_BIT                 28

#define FEATURE_SPARE_29_BIT            29

#define FEATURE_PCC_LIMIT_CONTROL_BIT   29

#define FEATURE_SPARE_30_BIT            30

#define FEATURE_SPARE_31_BIT            31
@@ -94,7 +94,7 @@ 
#define FEATURE_FAST_PPT_MASK            (1 << FAST_PPT_BIT                   )

#define FEATURE_GFX_EDC_MASK             (1 << FEATURE_GFX_EDC_BIT            )

#define FEATURE_ACG_MASK                 (1 << FEATURE_ACG_BIT                )

#define FFEATURE_SPARE_29_MASK           (1 << FEATURE_SPARE_29_BIT           )

#define FEATURE_PCC_LIMIT_CONTROL_MASK   (1 << FEATURE_PCC_LIMIT_CONTROL_BIT  )

#define FFEATURE_SPARE_30_MASK           (1 << FEATURE_SPARE_30_BIT           )

#define FFEATURE_SPARE_31_MASK           (1 << FEATURE_SPARE_31_BIT           )

/* Workload types */