Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b61f7eb5 authored by Carter Cooper's avatar Carter Cooper Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Add 587Mhz to GPU frequency plan 

Enable 587Mhz for A650 v2 and enable Adaptive Clock Distribution
for this frequency.

Change-Id: I8cfcd51cfe972ec0d504bdddbf8c8b7ac4a54cd2
parent 7dfa2b2c

qcom/kona-v2-gpu.dtsi

+33 −11
Original line number Diff line number Diff line
@@ -8,6 +8,11 @@ 
	gpu_opp_table_v2: gpu-opp-table_v2 {

		compatible = "operating-points-v2";



		opp-587000000 {

			opp-hz = /bits/ 64 <587000000>;

			opp-microvolt = <RPMH_REGULATOR_LEVEL_NOM>;

		};



		opp-525000000 {

			opp-hz = /bits/ 64 <525000000>;

			opp-microvolt = <RPMH_REGULATOR_LEVEL_SVS_L2>;
@@ -41,7 +46,10 @@ 
	/* GPU OPP data */

	operating-points-v2 = <&gpu_opp_table_v2>;



	qcom,initial-pwrlevel = <4>;

	qcom,initial-pwrlevel = <5>;



	/* Power level to start throttling */

	qcom,throttle-pwrlevel = <0>;



	/* Power levels */

	qcom,gpu-pwrlevels {
@@ -52,6 +60,20 @@ 


		qcom,gpu-pwrlevel@0 {

			reg = <0>;

			qcom,gpu-freq = <587000000>;

			qcom,bus-freq-ddr7 = <11>;

			qcom,bus-min-ddr7 = <11>;

			qcom,bus-max-ddr7 = <11>;



			qcom,bus-freq-ddr8 = <11>;

			qcom,bus-min-ddr8 = <11>;

			qcom,bus-max-ddr8 = <11>;



			qcom,acd-level = <0x802b5ffd>;

		};



		qcom,gpu-pwrlevel@1 {

			reg = <1>;

			qcom,gpu-freq = <525000000>;

			qcom,bus-freq-ddr7 = <9>;

			qcom,bus-min-ddr7 = <9>;
@@ -64,8 +86,8 @@ 
			qcom,acd-level = <0x802b5ffd>;

		};



		qcom,gpu-pwrlevel@1 {

			reg = <1>;

		qcom,gpu-pwrlevel@2 {

			reg = <2>;

			qcom,gpu-freq = <490000000>;

			qcom,bus-freq-ddr7 = <9>;

			qcom,bus-min-ddr7 = <6>;
@@ -78,8 +100,8 @@ 
			qcom,acd-level = <0xa02b5ffd>;

		};



		qcom,gpu-pwrlevel@2 {

			reg = <2>;

		qcom,gpu-pwrlevel@3 {

			reg = <3>;

			qcom,gpu-freq = <441600000>;

			qcom,bus-freq-ddr7 = <9>;

			qcom,bus-min-ddr7 = <6>;
@@ -92,8 +114,8 @@ 
			qcom,acd-level = <0xa02b5ffd>;

		};



		qcom,gpu-pwrlevel@3 {

			reg = <3>;

		qcom,gpu-pwrlevel@4 {

			reg = <4>;

			qcom,gpu-freq = <400000000>;

			qcom,bus-freq-ddr7 = <7>;

			qcom,bus-min-ddr7 = <6>;
@@ -106,8 +128,8 @@ 
			qcom,acd-level = <0xa02b5ffd>;

		};



		qcom,gpu-pwrlevel@4 {

			reg = <4>;

		qcom,gpu-pwrlevel@5 {

			reg = <5>;

			qcom,gpu-freq = <305000000>;

			qcom,bus-freq-ddr7 = <4>;

			qcom,bus-min-ddr7 = <4>;
@@ -120,8 +142,8 @@ 
			qcom,acd-level = <0xa02b5ffd>;

		};



		qcom,gpu-pwrlevel@5 {

			reg = <5>;

		qcom,gpu-pwrlevel@6 {

			reg = <6>;

			qcom,gpu-freq = <0>;

			qcom,bus-freq = <0>;

			qcom,bus-min = <0>;