Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit a6eb7133 authored by David Dai's avatar David Dai
Browse files

clk: qcom: camcc: Enable safe config and HW_CTL for all RCGs



Enable the HW_CTL bit to fix a well-known race condition where the RCG may
hang due to an enable and an update occurring at the same time (according
to clklib documents, the behavior is undefined when this condition occurs,
but typically results in a hung RCG). The HW_CTL bit specifically enables
dynamic switching on the RCG which force enables the RCG and sources before
attempting to update its source/config. Due to a growing number of hardware
enable signals (on some branch downstream) that may enable RCGs unbeknownst to
the clock driver, enabling HW_CTL and using safe config should make interactions
during clock switches safer by forcing dynamic switches even when the clock is
off and ensuring that we're working from a safe source (XO).

Change-Id: I3ced61046bcd792462cb1148c60675aba854629f
Signed-off-by: default avatarDavid Dai <daidavid1@codeaurora.org>
parent 51e8260d
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment