Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9395e1c9 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: add default cachemiss-ev for ddr memlat on sdm660"

parents 21c44160 fa50e452

qcom/sdm660.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -1105,6 +1105,7 @@ 
			compatible = "qcom,arm-memlat-mon";

			qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;

			qcom,target-dev = <&cpu0_cpu_ddr_lat>;

			qcom,cachemiss-ev = <0x17>;

			qcom,core-dev-table =

				< 902400 MHZ_TO_MBPS(200, 4) >,

				< 1401600 MHZ_TO_MBPS(547, 4) >,
@@ -1130,6 +1131,7 @@ 
			compatible = "qcom,arm-memlat-mon";

			qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;

			qcom,target-dev = <&cpu4_cpu_ddr_lat>;

			qcom,cachemiss-ev = <0x17>;

			qcom,core-dev-table =

				< 1113600 MHZ_TO_MBPS(200, 4) >,

				< 1401600 MHZ_TO_MBPS(1017, 4) >,